

PROFET® BTS721L1


Smart Four Channel Highside Power Switch

Features

- Overload protection
- Current limitation
- Short-circuit protection
- Thermal shutdown
- Overvoltage protection (including load dump)
- Fast demagnetization of inductive loads
- Reverse battery protection¹⁾
- Undervoltage and overvoltage shutdown with auto-restart and hysteresis
- Open drain diagnostic output
- Open load detection in ON-state
- CMOS compatible input
- Loss of ground and loss of V_{bb} protection
- Electrostatic discharge (ESD) protection

Product Summary

Overvoltage Protection	$V_{\rm bb(AZ)}$		43	V
Operating voltage	$V_{ m bb(on)}$) 5.	V	
active channels:	one	two parallel	four parallel	
On-state resistance RON	100	50	25	$m\Omega$
Nominal load current <i>I</i> _{L(NOM)}	2.9	4.3	6.3	Α
Current limitation I _{L(SCr)}	8	8	8	Α



Application

- μC compatible power switch with diagnostic feedback for 12 V and 24 V DC grounded loads
- All types of resistive, inductive and capacitive loads
- Replaces electromechanical relays and discrete circuits

General Description

N channel vertical power FET with charge pump, ground referenced CMOS compatible input and diagnostic feedback, monolithically integrated in Smart SIPMOS technology. Providing embedded protective functions.

Pin Definitions and Functions

Pin	Symbol	Function
1,10,	V_{bb}	Positive power supply voltage. Design the
11,12,		wiring for the simultaneous max. short circuit
15,16,		currents from channel 1 to 4 and also for low
19,20		thermal resistance
3	IN1	Input 1 4, activates channel 1 4 in case of
5	IN2	logic high signal
7	IN3	
9	IN4	
18	OUT1	Output 1 4, protected high-side power output
17	OUT2	of channel 1 4. Design the wiring for the
14	OUT3	max. short circuit current
13	OUT4	
4	ST1/2	Diagnostic feedback 1/2 of channel 1 and
		channel 2, open drain, low on failure
8	ST3/4	Diagnostic feedback 3/4 of channel 3 and
		channel 4, open drain, low on failure
2	GND1/2	Ground 1/2 of chip 1 (channel 1 and channel 2)
6	GND3/4	Ground 3/4 of chip 2 (channel 3 and channel 4)


Pin configuration (top view)

V_{bb}	1 •	20	V_{bb}
GND1/2	2	19	V_{bb}
IN1	3	18	OUT1
ST1/2	4	17	OUT2
IN2	5	16	V_{bb}
GND3/4	6	15	V_{bb}
IN3	7	14	OUT3
ST3/4	8	13	OUT4
IN4	9	12	V_{bb}
V_{bb}	10	11	V_{bb}
_			



Block diagram

Four Channels; Open Load detection in on state;



Leadframe connected to pin 1, 10, 11, 12, 15, 16, 19, 20



Maximum Ratings at $T_j = 25$ °C unless otherwise specified

Parameter	Symbol	Values	Unit	
Supply voltage (overvoltage pro	tection see page 4)	$V_{ m bb}$	43	V
Supply voltage for full short circut, $T_{j,\text{start}} = -40 + 150^{\circ}\text{C}$	- <u> </u>		34	V
Load current (Short-circuit curre	nt, see page 5)	<i>I</i> _	self-limited	Α
Load dump protection ²⁾ V_{LoadDum} $R_{\text{l}^{3)}} = 2 \Omega$, $t_{\text{d}} = 200 \text{ ms}$; $\text{IN} = \text{low}$ each channel loaded with $R_{\text{L}} =$	or high,	V _{Load} dump ⁴⁾	60	V
Operating temperature range	$T_{\rm j}$	-40+150	°C	
Storage temperature range	$T_{ m stg}$	-55+150		
Power dissipation (DC) ⁵	$T_{\rm a} = 25^{\circ}{\rm C}$:	P_{tot}	3.7	W
(all channels active)	$T_{\rm a} = 85^{\circ}{\rm C}$:		1.9	
Inductive load switch-off energy $V_{bb} = 12V$, $T_{j,start} = 150^{\circ}C^{5)}$,	dissipation, single pulse			
$I_{L} = 2.9 \text{ A}, Z_{L} = 58 \text{ mH}, 0 \Omega$	one channel:	<i>E</i> _{AS}	0.3	J
$I_{L} = 4.3 \text{ A}, Z_{L} = 58 \text{ mH}, 0 \Omega$	two parallel channels:		0.65	
$I_{L} = 6.3 \text{ A}, Z_{L} = 58 \text{ mH}, 0 \Omega$	four parallel channels:		1.5	
see diagrams on page 9 and page 10				
Electrostatic discharge capability (Human Body Model)	y (ESD)	V _{ESD}	1.0	kV
Input voltage (DC)		V _{IN}	-10 +16	V
Current through input pin (DC)		I _{IN}	±2.0	mΑ
Current through status pin (DC)		I _{ST}	±5.0	
see internal circuit diagram page 8				
Thermal resistance				
junction - soldering point5),6)	each channel:	R_{this}	15	K/W
junction - ambient ⁵⁾	one channel active:	R_{thja}	41	
	all channels active:	,	34	

Semiconductor Group 3 2003-Oct-01

Supply voltages higher than $V_{bb(AZ)}$ require an external current limit for the GND and status pins, e.g. with a 150 Ω resistor in the GND connection and a 15 k Ω resistor in series with the status pin. A resistor for input protection is integrated.

 $R_{\rm I}$ = internal resistance of the load dump test pulse generator

⁴⁾ V_{Load dump} is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839

⁵⁾ Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70μm thick) copper area for V_{bb} connection. PCB is vertical without blown air. See page 15

Soldering point: upper side of solder edge of device pin 15. See page 15



Electrical Characteristics

Parameter and Conditions, each of the four channel	els Symbol		Values		Unit
at T _j = 25 °C, V_{bb} = 12 V unless otherwise specified		min	typ	max	
Load Switching Capabilities and Characterist	ics				
On-state resistance (V _{bb} to OUT)					
$I_L = 2 \text{ A}$ each channel, $T_i = 25^\circ$	C: R _{ON}		85	100	$m\Omega$
$T_{\rm j} = 150^{\circ}$	C:		170	200	
two parallel channels, $T_j = 25^{\circ}$			43	50	
four parallel channels, $T_j = 25^{\circ}$		_	22	25	
Nominal load current one channel activ	_(,	2.5	2.9		Α
two parallel channels activ		3.8	4.3		
four parallel channels activ	re:	5.9	6.3		
Device on PCB ⁵), $T_a = 85$ °C, $T_j \le 150$ °C					
Output current while GND disconnected or pulled up; $V_{bb} = 30 \text{ V}$, $V_{IN} = 0$, see diagram page 9	J / _{L(GNDhigh)}			10	mA
Turn-on time to 90% V_{OU}	J_T : t_{on}	80	200	400	μs
Turn-off time to 10% V_{OU}		80	200	400	·
$R_{L} = 12 \Omega, T_{j} = -40+150$ °C					
Slew rate on	d V/dt _{on}	0.1		1	V/µs
10 to 30% V_{OUT} , $R_{\text{L}} = 12 \Omega$, $T_{\text{j}} = -40 + 150^{\circ}$	C:				·
Slew rate off	-d V/dt _{off}	0.1		1	V/μs
70 to 40% V_{OUT} , $R_L = 12 \Omega$, $T_j = -40+150^\circ$	C:				
Operating Parameters					
Operating voltage ⁷⁾ $T_j = -40+150^\circ$	C: V _{bb(on)}	5.0		34	V
Undervoltage shutdown $T_j = -40+150^\circ$		3.5		5.0	V
Undervoltage restart $T_j = -40 + 25^\circ$	C: V _{bb(u rst)}			5.0	V
$T_{\rm j} = +150^{\circ}$	C:			7.0	
Undervoltage restart of charge pump see diagram page 14 $T_i = -40+150^\circ$	C: V _{bb(ucp)}		5.6	7.0	V
Undervoltage hysteresis	$\Delta V_{ m bb(under)}$		0.2		V
$\Delta V_{\text{bb(under)}} = V_{\text{bb(u rst)}}$ - $V_{\text{bb(under)}}$					
Overvoltage shutdown $T_j = -40+150^{\circ}$	C: V _{bb(over)}	34		43	V
Overvoltage restart $T_j = -40+150^{\circ}$	C: $V_{\text{bb(o rst)}}$	33			V
Overvoltage hysteresis $T_j = -40+150^{\circ}$	C: $\Delta V_{\text{bb(over)}}$		0.5		V
Overvoltage protection ⁸⁾ $T_j = -40+150^{\circ}$	C: V _{bb(AZ)}	42	47		V
$I_{bb} = 40 \text{ mA}$					
Standby current, all channels off $T_j = 25^{\circ}$	C: I _{bb(off)}		28	60	μΑ
$V_{IN} = 0 T_j = 150^{\circ}$	C:		44	70	

 $^{^{7)}}$ At supply voltage increase up to \textit{V}_{bb} = 5.6 V typ without charge pump, $\textit{V}_{OUT} \approx \textit{V}_{bb}$ - 2 V

Semiconductor Group 4 2003-Oct-01

⁸⁾ see also $V_{\rm ON(CL)}$ in circuit diagram on page 8.



Parameter and Conditions, each of the four channels	Symbol	Values			Unit
at T _j = 25 °C, V _{bb} = 12 V unless otherwise specified		min	typ	max	
Leakage output current (included in $I_{bb(off)}$) $V_{IN} = 0$	$I_{L(off)}$			12	μΑ
Operating current ⁹⁾ , $V_{IN} = 5V$, $T_j = -40+150$ °C $I_{GND} = I_{GND1/2} + I_{GND3/4}$, one channel on: four channels on:	I _{GND}		2 8	3 12	mA

Protection Functions¹⁰⁾

Initial peak short circuit current limit, (see timing					
diagrams, page 12)					
each channel, $T_j = -40^{\circ}$ C:	<i>I</i> L(SCp)	11	18	25	Α
<i>Τ</i> _j =25°C:		9	14	22	
<i>T</i> _j =+150°C:		5	8	14	
two parallel channels	twice	the curre	nt of one	channel	
four parallel channels	four times	the curre	nt of one	channel	
Repetitive short circuit current limit,					
$T_{\rm j} = T_{\rm jt}$ each channel	I _{L(SCr)}		8		Α
two parallel channels			8		
four parallel channels			8		
(see timing diagrams, page 12)					
Initial short circuit shutdown time $T_{j,start} = -40$ °C:	$t_{ m off(SC)}$		3.8		ms
$T_{\rm j,start} = 25^{\circ}{\rm C}$:			3		
(see page 12 and timing diagrams on page 12)					
Output clamp (inductive load switch off) ¹¹⁾ at $V_{ON(CL)} = V_{bb} - V_{OUT}$	V _{ON(CL)}		47		V
Thermal overload trip temperature	$T_{\rm jt}$	150			°C
Thermal hysteresis	$\Delta T_{\rm jt}$		10		K

Reverse Battery

Reverse battery voltage 12)	- V _{bb}	 	32	V
Drain-source diode voltage ($V_{out} > V_{bb}$) $I_L = -2.9 \text{ A}, T_j = +150^{\circ}\text{C}$	-V _{ON}	 610		mV

⁹⁾ Add I_{ST} , if $I_{ST} > 0$

Semiconductor Group 5 2003-Oct-01

¹⁰⁾ Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

¹¹⁾ If channels are connected in parallel, output clamp is usually accomplished by the channel with the lowest Von(CL)

Requires a 150 Ω resistor in GND connection. The reverse load current through the intrinsic drain-source diode has to be limited by the connected load. Note that the power dissipation is higher compared to normal operating conditions due to the voltage drop across the intrinsic drain-source diode. The temperature protection is not active during reverse current operation! Input and Status currents have to be limited (see max. ratings page 3 and circuit page 8).



Parameter and Conditions, eac	h of the four channels	Symbol	Values			Unit
at T _j = 25 °C, V_{bb} = 12 V unless otherw	ise specified		min	typ	max	
Diagnostic Characteristics						
Open load detection current, (on-	condition)					
each ch	annel, $T_j = -40$ °C:	I _{L (OL)}	20		400	mΑ
	$T_{\rm j} = 25^{\circ}{\rm C}$:		20		300	
	$T_{\rm j} = 150^{\circ}{\rm C}$:		20		300	
two	parallel channels	twice	the curre	nt of one	channel	
fou	r parallel channels	four times	the curre	nt of one	channel	
Open load detection voltage ¹³)	$T_{\rm j}$ =-40+150°C:	$V_{\rm OUT(OL)}$	2	3	4	V
Internal output pull down						
(OUT to GND), V _{OUT} = 5 V	$T_{\rm j}$ =-40+150°C:	Ro	4	10	30	kΩ
Input and Status Feedback ¹⁴⁾						
Input resistance		R_{l}	2.5	3.5	6	kΩ
(see circuit page 8)	$T_{\rm j}$ =-40+150°C:	1				
Input turn-on threshold voltage	T _j =-40+150°C:	$V_{IN(T+)}$	1.7		3.5	V
Input turn-off threshold voltage	T _j =-40+150°C:	V _{IN(T-)}	1.5			V
Input threshold hysteresis	-	$\Delta V_{\rm IN(T)}$		0.5		V
Off state input current $T_j = -40+150$ °C:	$V_{IN} = 0.4 \text{ V}$:	I _{IN(off)}	1		50	μΑ
On state input current $T_j = -40+150$ °C:	V _{IN} = 5 V:	I _{IN(on)}	20	50	90	μΑ
Delay time for status with open to off (other channel in off state) (see timing diagrams, page 14),	oad after switch $T_j = -40+150$ °C:	t _{d(ST OL4)}	100	320	800	μs
Delay time for status with open to off (other channel in on state) (see timing diagrams, page 14),	oad after switch $T_j = -40+150$ °C:	t _{d(ST OL5)}		5	20	μs
Status invalid after positive input	slope	$t_{d(ST)}$		200	600	μs
(open load)	$T_{\rm j}$ =-40+150°C:					
Status output (open drain)						
Zener limit voltage $T_j = -40+150$	$^{\circ}$ C, $I_{ST} = +1.6$ mA:	$V_{\rm ST(high)}$	5.4	6.1		V
ST low voltage $T_j = -40+25$	$^{\circ}$ C, $I_{ST} = +1.6$ mA:	$V_{\rm ST(low)}$			0.4	
$T_{\rm i} = +150$	$^{\circ}$ C, $I_{ST} = +1.6$ mA:				0.6	

¹³⁾ External pull up resistor required for open load detection in off state.

Semiconductor Group 6 2003-Oct-01

 $^{^{14)}\,}$ If ground resistors $R_{\mbox{\footnotesize GND}}$ are used, add the voltage drop across these resistors.



Truth Table


Channel 1 and 2	Chip 1	IN1	IN2	OUT1	OUT2	ST1/2
Channel 3 and 4	Chip 2	IN3	IN4	OUT3	OUT4	ST3/4
(equivalent to channel 1 and 2))					
						BTS 721L1
Normal operation		L	L	L	L	Н
		L	Н	L	Н	Н
		Н	L	Н	L	Н
		Н	Н	Н	Н	Н
Open load	Channel 1 (3)	L	L	Z	L	H(L ¹⁵⁾)
		L	Н	Z	Н	`H ´
		Н	Х	Н	Χ	L
	Channel 2 (4)	L	L	L	Z	H(L ¹⁵⁾)
	. ,	Н	L	Н	Z	`H ´
		Х	Н	Х	Н	L
Short circuit to V _{bb}	Channel 1 (3)	L	L	Н	L	∟ 16)
		L	Н	Н	Н	Н
		Н	Х	Н	X	H(L ¹⁷⁾)
	Channel 2 (4)	L	L	L	Н	<u>`</u> 16) ´
	. ,	Н	L	Н	Н	Н
		Х	Н	Х	Н	H(L ¹⁷⁾)
Overtemperature	both channel	L	L	L	L	Н
-		Х	Н	L	L	L
		Н	Х	L	L	L
	Channel 1 (3)	L	Х	L	Х	Н
		Н	X	L	Χ	L
	Channel 2 (4)	Х	L	Х	L	Н
		Х	Н	Х	L	L
Undervoltage/ Overvoltage	<u> </u>	X	X	L	┙	Н

L = "Low" Level H = "High" Level X = don't care

Z = high impedance, potential depends on external circuit Status signal valid after the time delay shown in the timing diagrams

Parallel switching of channel 1 and 2 (also channel 3 and 4) is easily possible by connecting the inputs and outputs in parallel (see truth table). If switching channel 1 to 4 in parallel, the status outputs ST1/2 and ST3/4 have to be configured as a 'Wired OR' function with a single pull-up resistor.

Terms



Leadframe (V_{bb}) is connected to pin 1,10,11,12,15,16,19,20

External R_{GND} optional; two resistors R_{GND1/2} ,R_{GND3/4} = 150 Ω or a single resistor R_{GND} = 75 Ω for reverse battery protection up to the max. operating voltage.

Semiconductor Group 2003-Oct-01


¹⁵⁾ With additional external pull up resistor

¹⁶⁾ An external short of output to V_{bb} in the off state causes an internal current from output to ground. If R_{GND} is used, an offset voltage at the GND and ST pins will occur and the V_{ST low} signal may be errorious.

¹⁷⁾ Low resistance to $V_{\rm bb}$ may be detected by no-load-detection




Input circuit (ESD protection), IN1...4




ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).

Status output, ST1/2 or ST3/4



ESD-Zener diode: 6.1 V typ., max 5.0 mA; $R_{ST(ON)}$ < 380 Ω at 1.6 mA, ESD zener diodes are not to be used as voltage clamp at DC conditions. Operation in this mode may result in a drift of the zener voltage (increase of up to 1 V).


Inductive and overvoltage output clamp, OUT1...4



 V_{ON} clamped to $V_{ON(CL)} = 47 \text{ V typ.}$


Overvoltage protection of logic part

GND1/2 or GND3/4



 V_{Z1} = 6.1 V typ., V_{Z2} = 47 V typ., R_{I} = 3.5 k Ω typ., R_{GND} = 150 Ω

Reverse battery protection



 $R_{GND} = 150 \Omega$, $R_{I} = 3.5 k\Omega$ typ,


Temperature protection is not active during inverse current operation.



Open-load detection, OUT1...4


ON-state diagnostic condition:

 $V_{\text{ON}} < R_{\text{ON}} \cdot I_{L(\text{OL})}$; IN high




OFF-state diagnostic condition:

 $V_{OUT} > 3 \text{ V typ.}$; IN low



GND disconnect


(channel 1/2 or 3/4)



Any kind of load. In case of IN = high is $V_{OUT} \approx V_{IN} - V_{IN}(T+)$. Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.


GND disconnect with GND pull up

(channel 1/2 or 3/4)



Any kind of load. If $V_{GND} > V_{IN} - V_{IN(T+)}$ device stays off Due to $V_{GND} > 0$, no $V_{ST} = low$ signal available.

V_{bb} disconnect with energized inductive load




For an inductive load current up to the limit defined by E_{AS} (max. ratings see page 3 and diagram on page 10) each switch is protected against loss of V_{bb} .

Consider at your PCB layout that in the case of Vbb disconnection with energized inductive load the whole load current flows through the GND connection.



Inductive load switch-off energy dissipation



Energy stored in load inductance:

$$E_{L} = \frac{1}{2} \cdot L \cdot I_{I}^{2}$$

While demagnetizing load inductance, the energy dissipated in PROFET is


$$E_{AS} = E_{bb} + E_L - E_R = V_{ON(CL)} \cdot i_L(t) dt$$

with an approximate solution for $R_L > 0 \Omega$:

$$E_{AS} = \frac{I_L \cdot L}{2 \cdot R_L} (V_{bb} + |V_{OUT(CL)}|) ln (1 + \frac{I_L \cdot R_L}{|V_{OUT(CL)}|})$$

Maximum allowable load inductance for a single switch off (one channel)⁵⁾


$$L = f(I_L)$$
; T_{i,start} = 150°C, V_{bb} = 12 V, R_L = 0 Ω






Typ. on-state resistance

 $R_{ON} = f(V_{bb}, T_i)$; $I_L = 2 \text{ A}$, $I_N = \text{high}$




Typ. open load detection current

 $I_{L(OL)} = f(V_{bb}, T_i)$; IN = high




Typ. standby current

 $I_{bb(off)} = f(T_j); V_{bb} = 9...34 \text{ V}, IN1...4 = Iow$



Typ. initial short circuit shutdown time

 $toff(SC) = f(T_{j,start}); \ \forall_{bb} = 12 \ \forall$





Timing diagrams

Timing diagrams are shown for chip 1 (channel 1/2). For chip 2 (channel 3/4) the diagrams are valid too. The channels 1 and 2, respectively 3 and 4, are symmetric and consequently the diagrams are valid for each channel as well as for permuted channels

Figure 1a: V_{bb} turn on:






Figure 2a: Switching a lamp:




The initial peak current should be limited by the lamp and not by the initial short circuit current $I_{L(SCp)}=14$ A typ. of the device.

Figure 2b: Switching an inductive load



*) if the time constant of load is too large, open-load-status may occur

Figure 3a: Turn on into short circuit: shut down by overtemperature, restart by cooling



Heating up of the chip may require several milliseconds, depending on external conditions ($t_{off(SC)}$ vs. $T_{i,start}$ see page 12)



Figure 3b: Turn on into short circuit: shut down by overtemperature, restart by cooling (two parallel switched channels 1 and 2)




Figure 4a: Overtemperature: Reset if $T_i < T_{it}$




Figure 5a: Open load: detection in ON-state, open load occurs in on-state






Figure 5b: Open load: detection in ON-state, turn on/off to open load



The status delay time td(STOL4) allows to distinguish between the failure modes "open load in ON-state" and "overtemperature".



Figure 5c: Open load: detection in ON- and OFF-state (with R_{EXT}), turn on/off to open load



 $t_{d(\text{ST}\;\text{OL}5)}$ depends on external circuitry because of high impedance

Figure 6a: Undervoltage:






Figure 6b: Undervoltage restart of charge pump



IN = high, normal load conditions. Charge pump starts at $V_{bb(ucp)} = 5.6 \text{ V}$ typ.

Figure 7a: Overvoltage:






Package and Ordering Code

Standard P-DSO-20-9

Ordering Code


BTS721L1 Q67060-S7002-A2




All dimensions in millimetres

- 1) Does not include plastic or metal protrusions of 0.15 max per side
- 2) Does not include dambar protrusion of 0.05 max per side

Definition of soldering point with temperature T_s : upper side of solder edge of device pin 15.



Printed circuit board (FR4, 1.5mm thick, one layer 70 μ m, 6cm² active heatsink area) as a reference for max. power dissipation P_{tot}, nominal load current I_{L(NOM)} and thermal resistance R_{thja}



Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81669 München © Infineon Technologies AG 2001 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.