

Audio ICs查询BU1920供应商

捷多邦,专业PCB打样工厂,24小时加

良田货

RDS / RBDS decoder BU1920 / BU1920F / BU1920FS

The BU1920, BU1920F and BU1920FS are RDS / RBDS decoders that employ a digital PLL. It has a built-in anti-aliasing filter and an eight-stage BPF (switched-capacitor filter). Linear CMOS circuitry is used for low current dissipation.

Applications

RDS/RBDS compatible FM receivers for Europe and North America, car stereo systems, home stereo systems and FM pagers.

Features

- 1) Low current dissipation.
- 2) Two-stage anti-aliasing filter.
- 3) 57kHz bandpass filter.

- 4) DSB demodulation (digital PLL).
- 5) ARI signal discrimination.
- 6) Quality indication output for demodulated data.

| | | | and the second se |
|------------------------|--------|-------------------------------|---|
| Parameter | Symbol | Limits | Unit |
| Power supply voltage | VDD | -0.3~+7.0 | V |
| Maximum input voltage | VMAX. | $-0.3 \sim V_{DD} + 0.3^{*1}$ | V |
| Maximum output current | Імах. | ±4.0*2 | mA |
| Power dissipation | P₫ | 350* ³ | mW |
| Operating temperature | Topr | -40~+85 | Ĵ |
| Storage temperature | Tstg | -55~+125 | Ĵ |
| | | | |

Absolute maximum ratings (Ta = 25°C)

*1 All input / output pins.

*2 All output pins.

*3 Reduced by 3.5mW for each increase in Ta of 1°C over 25°C.


Recommended operating conditions (Ta = 25°C)

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|----------------------|--------|------|------|------|------|
| Power supply voltage | Vdd | 4.5 | _ | 5.5 | V |



BU1920 / BU1920F / BU1920FS

Block diagram




BU1920 / BU1920F / BU1920FS

Pin descriptions


| Pin No. | Symbol | Pin name | Function | Input/output type | |
|---------|--------|---------------------------|--|-------------------|--|
| 1 | MUX | Input | Composite signal input (refer to the circuit example) | Type F | |
| 2 | Vref | Reference voltage | 1/2 VDD1 (refer to the circuit example) | Type G | |
| 3 | CMP | Comparator | Refer to the circuit example | Туре Н | |
| 4 | FO | Output | Open, for monitoring the filter output | Type I | |
| 5 | GND | - | _ | _ | |
| 6 | (N.C.) | _ | Not connected (floating) | _ | |
| 7 | T1 | Test input | Open or connected to GND | Туре В | |
| 8 | (N.C.) | _ | Not connected (floating) | _ | |
| 9 | ХО | Or retal equillator | | Tura | |
| 10 | XI | Crystal oscillator | Connects to 4.332MHz oscillator (refer to the circuit example) | Туре А | |
| 11 | T57 | Test output | Open | | |
| 12 | RCLK | Demodulator clock | 1187.5kHz clock (refer to the timing diagram) | | |
| 13 | RDATA | Demodulator data | Refer to the timing diagram | Туре Е | |
| 14 | QUAL | Demodulator quality | Good data: HI, bad data: LO | | |
| 15 | ARI | ARI signal discrimination | ARI + RDS: HI, RDS: LO, no signal: unstable | | |
| 16 | VDD | Power supply | 4.5~5.5V | _ | |
| 17 | (N.C.) | _ | Not connected (floating) | _ | |
| 18 | T2 | Test input | Open or connected to GND | Туре В | |
| 19 | (N.C.) | - | Not connected (floating) | _ | |
| 20 | RESET | Reset | HI: reset, open/LO: operating | Туре В | |

BU1920 / BU1920F / BU1920FS


Input/output circuits





Type D

















BU1920 / BU1920F / BU1920FS

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|---------------------------------|--------|--------------------------|--------------------------|---------------------|------|-------------------------------|
| Operating power suppply current | loo | — | 4.5 | 7.0 | mA | Ibb |
| Reset current | loo | _ | 2.0 | 4.0 | mA | IDD |
| Reference voltage | Vref | _ | 1/2VDD1 | — | V | Pin 2 |
| Input current 1 | lin1 | — | — | 1.0 | μA | MUX VIN=VDD |
| Output current 1 | IOUT1 | — | — | 1.0 | μA | MUX VIN=VDD |
| Input current 2 | lin2 | — | — | 1.0 | μA | RESET XI VIN=VDD |
| Output current 2 | Ιουτ2 | _ | — | 1.0 | μA | RESET XI VIN=VDD |
| Output high level voltage 1 | Voh1 | V _{DD2} -1.0 | V _{DD2} -0.3 | _ | V | RCLK RDATA QUAL ARI Io=-1.0mA |
| Output low level voltage 1 | Vol1 | _ | 0.2 | 1.0 | V | RCLK RDATA QUAL ARI Io=1.0mA |
| Input high level voltage | Vін | 0.8Vdd2 | — | — | _ | RESET |
| Intput low level voltage | VIL | — | _ | 0.2V _{DD2} | V | RESET |

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD} = 5.0V and GND = 0.0V)

Filter block


| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|---------------------|--------|------|------|------|-------|------------------|
| Center frequency | FC | 56.5 | 57.0 | 57.5 | kHz | |
| Gain | GA | 18 | 20 | 22 | dB | F=57.0kHz |
| Attenuation 1 | ATT1 | 18 | 22 | - | dB | 57kHz±4kHz |
| Attenuation 2 | ATT2 | 50 | 80 | _ | dB | 38kHz |
| Attenuation 3 | ATT3 | 35 | 50 | _ | dB | 67kHz |
| S / N ratio | SN | 30 | 40 | _ | dB | 57kHz VIN=3mVrms |
| Maximum input level | VMAX1 | — | — | 500 | mVrms | |

Demodulator block

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|--------------------------|--------|------|--------|------|-------|------------|
| RDS detector sensitivity | SRDS | — | 0.5 | 1.0 | mVrms | |
| RDS maximum input level | MRDS | — | — | 300 | mVrms | |
| ARI detector sensitivity | SARI | — | 1.5 | 3.0 | mVrms | |
| ARI maximum input level | MARI | — | — | 500 | mVrms | |
| Lockup time (RDS) | TL | — | 100 | 200 | ms | |
| Data rate | DRATE | — | 1187.5 | _ | Hz | |
| Clock transient vs. data | СТ | — | 4.3 | — | μs | |

BU1920 / BU1920F / BU1920FS

Output data timing



The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced in synchronous with either the rising or falling edge of the clock. To read the data, you may

QUAL pin operation: Indicates the quality of the demodulated data.

(1) Good data : HI(2) Poor data : LO

ARI pin operation: ARI/RDS discrimination.

| (1) | ARI | : LO |
|-----|-----------|------|
| (2) | RDS + ARI | : LO |
| (3) | RDS | : HI |
| | | |

(4) No signal : unstable

Electrical characteristics curve




Fig. 1 Bandpass filter characteristics

choose either the rising or falling edge of the clock as the reference. The data is valid for 416.7 μ s, after the reference clock edge.