BU2374FV

Multimedia ICs

VCO + phase comparator IC for PLL system **BU2374FV**

BU2374FV is a VCO+phase comparator IC used to construct PLL system. PLL system is constructed and low jitter clocks can be generated by adopting external LPF and divider. Through a mechanism incorporated in this IC the output could be switched into quarter. Another function can set in the center point of frequency by adjusting external resistance.


Applications

TV

Features

- 1) VDD=3.3V±5% operating guaranteed
- 2) Oscillating range of VCO is 37MHz~60MHz
- 3) High-speed edge trigger type phase comparator
- 4) VCO can be fine-adjusted by external resistor.
- 5) VCO and phase comparator can be controlled independently.
- 6) Small SSOP-B14 package

●External dimensions (Unit : mm)



Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit	
Applied voltalge	V _{DD}	-0.5 to +7.0	V	
Inpuit voltage	Vin	-0.5 to V _{DD} +0.5	V	
Power dissipation	Pd	400*	mW	
Storage temperature	Tstg	-30 to +125	°C	

● Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	V _{DD}	3.15	13/1-	3.45	V
Input H voltage range	ViH	0.8V _{DD}	_	V _{DD}	V
Input L voltage range	VIL	0	-	0.2V _{DD}	V
Operating temperature	Topr	-20	-	+75	°C
Output load	CL	-	-	15	pF




^{*}An operation is not guaranteed.
*In case it is used at Ta=25°C or more, 4.0mW is reduceed at every 1°C.

^{*}Radiation resistance design is not used

^{*}Power dissipation is measured when BU2374FV is placed on the board.


●Block diagram



●Pin descriptions

Pin No.	Pin name	Functions
1	LOGIC VDD	Digital V _{DD}
2	SELECT	VCO output frequency select (H:1/4 output, L:1/1 output)
3	VCO OUT	VCO output
4	FIN-A	Input reference frequency is applied to Fin A
5	FIN-B	Input for VCO external counter output frequency
6	PFD_OUT	PD output
7	LOGIC_GND	Digital GND
8	TEST	TEST input with Pull-down resistor (Normaly OPEN or 'L')
9	PFD_INHIBIT	Contorol Pin for PD (H:PD disable (Hi impedance state), L:PD enable)
10	VCO_INHIBIT	VCO mode select (H:VCO OUT disable (L Fix), L:VCOOUT enable)
11	VCO_GND	GND for VCO (Analog GND)
12	VCO_IN	VCO control voltage input
13	BIAS	For adjusting VCO output frequency range (An external resistor connect between VCO_VDD and BIAS)
14	VCO_VDD	Vbb for VCO (Analog Vbb)

●Input / output circuits



●Electrical characteristics (Unless otherwise noted,Ta=25°C, Vcc=3.3V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
VCO section						
VCO_OUT Output H voltage	Vон	3.0	-	_	V	IoH=-2.0mA
VCO_OUT Output L voltage	VoL	-	-	0.3	V	IoL=2.0mA
input current (VCO_INHIBIT, SELECT)	IIH, IIL	-	-	±1	μΑ	
input impedance (VCO_IN)	Zi	-	10	-	МΩ	
VCO current consumption (inhibit)	Idd(INH)	-	-	1	μΑ	at VCO_INHIBIT=Vpb PFD_INHIBIT=Vpb
VCO current consumption (normal operation)	IDD(vco)	_	12.5	-	mA	Output 50MHz
VCO control voltage	VI(vco_in)	0.5	·-	VDD-0.5	V	
VCO frequency range	frange	37	-	60	MHz	
Bias Resistor range	Rbias	2.0	-	3.0	ΚΩ	* 1
Frequency sersibility	β1	-	23	-	MHz/V	* 2
Output duty	Duty	45	50	55	%	at 1/2 V _{DD} point
Output Rise-time	tr	-	2.5	-	nsec	Time is from VDD * 0.2 to vdd * 0.8
Output Fall-time	tf	-	2.5	-	nsec	Time is from VDD * 0.8 to vdd * 0.2


^{* 1} Value of design
guarantee
(all guarantee range)

* 2 Frequency sersibility


* 3 When FSEL is H and output frequency is 1/4, culculate


(Unless otherwise noted, Ta=25°C, Vcc=3.3V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
PFD section							
PFD_OUT Output H voltage	Vон	3.0	_	-	V	Iон=-2.0mA	
PFD_OUT Output L voltage	Vol	-	-	0.3	V	IoL=2.0mA	
input current (PFD_INHIBIT, FIN A, FIN B)	IIH, IIL	-	_	±1	μА		
PFD current consumption (inhibit)	IDD(INH)	-	-	1	μА	at VCO_INHIBIT=VDD PFD_INHIBIT=VDD FIN_A and B=GND	
PFD current consumption (normal operation)	IDD(vco)	-	0.5	-	mA	FIN_A and FIN_B=1MHz	
PFD Function	-	-	· _	-	-	*4	



Input pin (FIN_A, FIN_B, VCO_INHIBIT, PFD_INHIBIT, SELECT)





VCO_VDD, VCO_GND Please take care this Power line. Because this line is most weak in digital noise.

So this line must be separated from LOGIC_VDD, GND.

And place bypass capacitor (0.1 μF) for power pin as close to BU2374FV as possible.

LOGIC_VDD, LOGIC_GND This line is noise source. So it should be separated from AVDD (AGND).

And place bypass capacitor $(0.1 \mu F)$ for power pin as close to BU2374FV as possible.

And this line should be connected VDD of external voc-out divide.

Bias Please take care because the bias is weak in digital noise.

And place capacitor $(0.1\mu F)$ close to BU2374FV.

^{*}Recommend to use capacitor that is better to reduce high frequency noise.

^{*}Recommend to control (SELECT, PFD_INHIBIT, VCO_INHIBIT) by power line (LOGIC_VDD, LOGIC_GND).

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any
 means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the
 product described in this document are for reference only. Upon actual use, therefore, please request
 that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard
 use and operation. Please pay careful attention to the peripheral conditions when designing circuits
 and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
 otherwise dispose of the same, no express or implied right or license to practice or commercially
 exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document use silicon as a basic material.
 Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.

