Features

- Single Supply Voltage, Range 2.7V to 3.6V
- Single Supply for Read and Write
- Fast Read Access Time 120 ns
- Internal Program Control and Timer
- 8K bytes Boot Block With Lockout
- Fast Erase Cycle Time 10 seconds
- Byte By Byte Programming 30 μs/Byte typical
- Hardware Data Protection
- DATA Polling For End Of Program Detection W.DZSC.COM
- Low Power Dissipation
- 25 mA Active Current
- 50 μA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49BV512 is a 3-volt-only, 512K Flash memories organized as 65,536 words of 8 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 120 ns with power dissipation of just 90 mW over the commercial temperature range. When the devices are deselected, the CMOS standby current is less than 50 µA.

To allow for simple in-system reprogrammability, the AT49BV512 does not require high input voltages for programming. Three-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49BV512 is performed by erasing the entire 1 megabit of memory and then programming on a byte by byte basis. The (continued)

Pin Configurations DIP Top View Pin Name Function NC [32 UVCC NC 🗆 31 🗆 WE A0 - A15 Addresses 30 🗆 NC A15 🗆 3 29 A14 A12 [CE Chip Enable A7 🗆 28 🗆 A13 27 🗆 A8 A6 D OE **Output Enable** A5 🗆 26 🗆 A9 25 🗆 A11 A4 🗆 WF Write Enable A3 🗆 A2 🗆 23 🗆 A10 10 1/00 - 1/07 22 🗆 CE Data Inputs/Outputs 11 A1 🗆 21 1/07 A0 🗆 12 1/00 🗖 13 20 1/06 NC No Connect 1/01 🗖 14 19 1/05 1/02 1 15 18 1/04 VSOP Top View (8 x 14 mm) or GND [16 17 1/03 TSOP Top View (8 x 20 mm) Type 1 A11 [32 **PLCC Top View** 20 A9 🗆 _____ A10 31 NC NC NC NC A8 🗆 30 3 1/07 A13 🗆 4 29 е 29 A14 🗆 5 28 71/06 32 0 A14 NC 🗆 6 27 WE 26] 1/04 A6 🗆 6 28 🗆 A13 7 A5 27 **D A8** 25 VCC 8 A4 🗆 26 🗆 A9 GND NC 🗆 9 24 □ I/O2 A3 [25 A11 23 NC 🗆 10 24 0 OE A2 🗆 10 ____I/O1 22 A15 🗆 23 A10 ____ I/O0 A1 C 11 A12 🗆 12 21 22 CE A0 🗆 12 A7 🗆 13 20 A0 21 22 □ A1 1/07 A6 🗆 14 19 18 A∕5 ⊑ 15 □ A2 17 🗆 A3 05 /03 δĝ



512K (64K x 8) Single 2.7-volt Battery-Voltage[™] **Flash Memory**

AT49BV512




Rev. 1026C-09/98

AIMEL

typical byte programming time is a fast 30 μ s. The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49BV512 is accessed like an EPROM. When \overrightarrow{CE} and \overrightarrow{OE} are low and \overrightarrow{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overrightarrow{CE} or \overrightarrow{OE} is high. This dualline control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 64K bytes memory array (or 56K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be

programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or \overline{CE} , whichever occurs last, and the data latched on the rising edge of WE or \overline{CE} , whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49BV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49BV512 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49BV512 in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (\overline{OE} , \overline{CE} and \overline{WE}) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to V_{CC} + 0.6V.

Command	Bus		Bus cle		Bus cle		Bus cle		Bus cle		Bus cle		Bus cle
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽¹⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽²⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽²⁾	1	XXXX	F0										

Command Definition (in Hex)

Notes: 1. The 8K byte boot sector has the address range 0000H to 1FFFH.

2. Either one of the Product ID exit commands can be used.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V_{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

*NOTICE:

E: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC and AC Operating Range

		AT49BV512-12	AT49BV512-15
On exerting Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		2.7V to 3.6V	2.7V to 3.6V

Operating Modes

Mode	CE	OE	WE	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	Ai	D _{OUT}
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	Х	Х	High Z
Program Inhibit	Х	Х	V _{IH}		
Program Inhibit	Х	V _{IL}	Х		
Output Disable	Х	V _{IH}	Х		High Z
Product Identification					
Hardware	V _{IL}	V _{IL}	V _{IH}	A1 - A15 = V_{IL} , A9 = V_{H} , ⁽³⁾ A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
				A1 - A15 = V_{IL} , A9 = V_{H} , ⁽³⁾ A0 = V_{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				$A0 = V_{IL}$, $A1 - A15 = V_{IL}$	Manufacturer Code ⁽⁴⁾
				$A0 = V_{IH}, A1 - A15 = V_{IL}$	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

3. $V_{\rm H}$ = 12.0V \pm 0.5V.

4. Manufacturer Code: 1FH, Device Code: 03H.

5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	$V_{IN} = 0V$ to V_{CC}		10	μΑ
I _{LO}	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to V_{CC}		50	μA
I _{SB2}	V _{CC} Standby Current TTL	\overline{CE} = 2.0V to V _{CC}		1	mA
$I_{CC}^{(1)}$	V _{CC} Active Current	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}$		25	mA
V _{IL}	Input Low Voltage			0.6	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA; V _{CC} = 3.0V	2.4		V


Note: 1. In the erase mode, I_{CC} is 50 mA.

AT49BV512

AC Read Characteristics

		AT49BV512-12		AT49BV512-15		
Symbol	Parameter	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		120		150	ns
t _{CE} ⁽¹⁾	CE to Output Delay		120		150	ns
t _{OE} ⁽²⁾	OE to Output Delay		50	0	70	ns
t _{DF} ^(3, 4)	CE or OE to Output Float	0	30	0	40	ns
t _{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		ns


AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




Notes: 1. \overline{CE} may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .

- 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} t_{OE}$ after an address change without impact on t_{ACC} .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs frist (CL 5 pF).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

	Тур	Мах	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.







AC Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	100		ns
t _{cs}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t _{wP}	Write Pulse Width (\overline{WE} or \overline{CE})	200		ns
t _{DS}	Data Set-up Time	100		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns
t _{WPH}	Write Pulse Width High	200		ns

AC Byte Load Waveforms WE Controlled



CE Controlled




AT49BV512


Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Мах	Units
t _{BP}	Byte Programming Time		30		μs
t _{AS}	Address Set-up Time	0			ns
t _{AH}	Address Hold Time	100			ns
t _{DS}	Data Set-up Time	100			ns
t _{DH}	Data Hold Time	0			ns
t _{WP}	Write Pulse Width	200			ns
t _{WPH}	Write Pulse Width High	200			ns
t _{EC}	Erase Cycle Time			10	seconds

Program Cycle Waveforms



Chip Erase Cycle Waveforms



Note: \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.






Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Мах	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See $t_{\mbox{\scriptsize OE}}$ spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).
 - 2. Beginning and ending state of I/O6 will vary.
 - 3. Any address location may be used but the address should not vary.



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
 - 2. A1 A15 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
 - 3. The device does note remain in identification mode if powered down.
 - 4. The device returns to standard operation mode.
 - 5. Manufacturers Code: 1FH Device Code: 03H.

Boot Block Lockout Feature Enable Algorithm⁽¹⁾



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
 - 2. Boot block lockout feature enabled.



AIMEL

Ordering Information⁽¹⁾

t _{ACC}	I _{cc}	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	25	0.05	AT49BV512-12JC	32J	Commercial
			AT49BV512-12PC	32P6	(0°C - 70°C)
			AT49BV512-12TC	32T	
			AT49BV512-12VC	32V	
-	25	0.05	AT49BV512-12JI	32J	Industrial
			AT49BV512-12PI	32P6	(-40°C - 85°C)
			AT49BV512-12TI	32T	
			AT49BV512-12VI	32V	
150	25	0.05	AT49BV512-15JC	32J	Commercial
			AT49BV512-15PC	32P6	(0°C - 70°C)
			AT49BV512-15TC	32T	
			AT49BV512-15VC	32V	
-	25	0.05	AT49BV512-15JI	32J	Industrial
			AT49BV512-15PI	32P6	(-40°C - 85°C)
			AT49BV512-15TI	32T	
			AT49BV512-15VI	32V	

Note: 1. The AT49BV512 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring boot block protection to be in the higher address range should contact Atmel.

Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)
32P6	32-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32-Lead, Thin Small Outline Package (TSOP) (8 x 20 mm)
32V	32-Lead, Thin Small Outline Package (VSOP) (8 x 14 mm)

AT49BV512

AT49BV512

Packaging Information

