



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

FEATURES:

- **Flash Organization: 1M x16**
- **Dual-Bank Architecture for Concurrent Read/Write Operation**
 - 16 Mbit: 12 Mbit + 4 Mbit
- **SRAM Organization:**
 - 8 Mbit: 512K x16
- **Single 2.7-3.3V Read and Write Operations**
- **Superior Reliability**
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- **Low Power Consumption:**
 - Active Current: 25 mA (typical)
 - Standby Current: 20 μ A (typical)
- **Hardware Sector Protection (WP#)**
 - Protects 4 outer most sectors (4 KWord) in the larger bank by holding WP# low and unprotects by holding WP# high
- **Hardware Reset Pin (RST#)**
 - Resets the internal state machine to reading data array
- **Sector-Erase Capability**
 - Uniform 1 KWord sectors
- **Block-Erase Capability**
 - Uniform 32 KWord blocks
- **Read Access Time**
 - Flash: 70 and 90 ns
 - SRAM: 70 and 90 ns
- **Latched Address and Data**
- **Fast Erase and Word-Program:**
 - Sector-Erase Time: 18 ms (typical)
 - Block-Erase Time: 18 ms (typical)
 - Chip-Erase Time: 70 ms (typical)
 - Word-Program Time: 14 μ s (typical)
 - Chip Rewrite Time: 8 seconds (typical)
- **Automatic Write Timing**
 - Internal V_{PP} Generation
- **End-of-Write Detection**
 - Toggle Bit
 - Data# Polling
 - Ready/Busy# pin
- **CMOS I/O Compatibility**
- **JEDEC Standard Command Set**
- **Conforms to Common Flash Memory Interface (CFI)**
- **Packages Available**
 - 56-ball LFBGA (8mm x 10mm)

PRODUCT DESCRIPTION

The SST34HF1681 ComboMemory devices integrate a 1M x16 CMOS flash memory bank with a 512K x16 CMOS SRAM memory bank in a Multi-Chip Package (MCP). These devices are fabricated using SST's proprietary, high-performance CMOS SuperFlash technology incorporating the split-gate cell design and thick oxide tunneling injector to attain better reliability and manufacturability compared with alternate approaches. The SST34HF1681 devices are ideal for applications such as cellular phones, GPSs, PDAs and other portable electronic devices in a low power and small form factor system.

The SST34HF1681 features dual flash memory bank architecture allowing for concurrent operations between the two flash memory banks and the SRAM. The devices can read data from either bank while an Erase or Program operation is in progress in the opposite bank. The two flash memory banks are partitioned into 4 Mbit and 12 Mbit with top or bottom sector protection options for storing boot code, program code, configuration/parameter data and user data.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. The SST34HF1681 devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years. With high performance Word-Program, the flash memory banks provide a typical Word-Program time of 14 μ sec. The entire flash memory bank can be erased and programmed word-by-word in typically 8 seconds for the SST34HF1681, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST34HF1681 devices contain on-chip hardware and software data protection schemes.

The flash and SRAM operate as two independent memory banks with respective bank enable signals. The memory bank selection is done by two bank enable signals. The





16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

SRAM bank enable signal, BES1# and BES2, selects the SRAM bank. The flash memory bank enable signal, BEF#, has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The memory banks are superimposed in the same memory address space where they share common address lines, data lines, WE# and OE# which minimize power consumption and area.

Designed, manufactured, and tested for applications requiring low power and small form factor, the SST34HF1681 are offered in both commercial and extended temperatures and a small footprint package to meet board space constraint requirements.

Device Operation

The SST34HF1681 uses BES1#, BES2 and BEF# to control operation of either the flash or the SRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the SRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. **If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage.** All address, data, and control lines are shared by flash and SRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to V_{IHC} (Logic High) or when BEF# is high and BES2 is low.

Concurrent Read/Write Operation

Dual bank architecture of SST34HF1681 devices allows the Concurrent Read/Write operation whereby the user can read from one bank while program or erase in the other bank. This operation can be used when the user needs to read system code in one bank while updating data in the other bank. See Figure 1 for Dual-Bank Memory Organization.

CONCURRENT READ/WRITE STATE TABLE

Flash		SRAM
Bank 1	Bank 2	
Read	Write	No Operation
Write	Read	No Operation
Write	No Operation	Read
No Operation	Write	Read
Write	No Operation	Write
No Operation	Write	Write

Note: For the purposes of this table, write means to Block-, Sector, or Chip-Erase, or Word-Program as applicable to the appropriate bank.

Flash Read Operation

The Read operation of the SST34HF1681 is controlled by BEF# and OE#, both have to be low for the system to obtain data from the outputs. BEF# is used for device selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either BEF# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 6).

Flash Word-Program Operation

The SST34HF1681 are programmed on a word-by-word basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed typically within 10 μ s. See Figures 7 and 8 for WE# and BEF# controlled Program operation timing diagrams and Figure 21 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

Flash Sector/Block-Erase Operation

The Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector or block-by-block basis. The SST34HF1681 offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 1 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. See Figures 12 and 13 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored.

Flash Chip-Erase Operation

The SST34HF1681 provide a Chip-Erase operation, which allows the user to erase all unprotected sectors/blocks to the "1" state. This is useful when the device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bits or Data# Polling. See Table 4 for the command sequence, Figure 11 for timing diagram, and Figure 24 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

Flash Write Operation Status Detection

The SST34HF1681 provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The hardware detection uses the Ready/Busy# (RY/BY#) pin. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Ready/Busy# (RY/BY#), Data# Polling (DQ₇) or Toggle Bit (DQ₆) read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result,

i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Ready/Busy# (RY/BY#)

The SST34HF1681 includes a Ready/Busy# (RY/BY#) output signal. During any SDP initiated operation, e.g., Erase, Program, CFI or ID Read operation, RY/BY# is actively pulled low, indicating a SDP controlled operation is in Progress. The status of RY/BY# is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Bank-Erase, the RY/BY# is valid after the rising edge of sixth WE# (or CE#) pulse. RY/BY# is an open drain output that allows several devices to be tied in parallel to V_{DD} via an external pull up resistor. Ready/Busy# is in high impedance whenever OE# or CE# is high or RST# is low. There is a 1 μ s bus recovery time (T_{BR}) required before valid data can be read on the data bus. New commands can be entered immediately after RY/BY# goes high.

Flash Data# Polling (DQ₇)

When the SST34HF1681 are in the internal Program operation, any attempt to read DQ₇ will produce the complement of the true data. Once the Program operation is completed, DQ₇ will produce true data. Note that even though DQ₇ may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles. During internal Erase operation, any attempt to read DQ₇ will produce a '0'. Once the internal Erase operation is completed, DQ₇ will produce a '1'. The Data# Polling (DQ₇) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling (DQ₇) is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 9 for Data# Polling (DQ₇) timing diagram and Figure 22 for a flowchart. There is a 1 μ s bus recovery time (T_{BR}) required before valid data can be read on the data bus. New commands can be entered immediately after DQ₇ becomes true data.

Flash Toggle Bits (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ₆ will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ₆ bit will stop toggling. The device is then ready for the next oper-



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

ation. The Toggle Bit (DQ₆) is valid after the rising edge of fourth WE# (or BEF#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Toggle Bit (DQ₆) is valid after the rising edge of sixth WE# (or BEF#) pulse. See Figure 10 for Toggle Bit timing diagram and Figure 22 for a flowchart. There is a 1 μ s bus recovery time (T_{BR}) required before valid data can be read on the data bus. New commands can be entered immediately after DQ₆ no longer toggles.

Data Protection

The SST34HF1681 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, BEF# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Hardware Block Protection

The SST34HF1681 provide a hardware block protection which protects the outermost 4 KWord in Bank 1. The block is protected when WP# is held low. See Figure 1 for Block-Protection location.

A user can disable block protection by driving WP# high thus allowing erase or program of data into the protected sectors. WP# must be held high prior to issuing the write command and remain stable until after the entire Write operation has completed.

Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T_{RP}, any in-progress operation will terminate and return to Read mode (see Figure 18). When no internal Program/Erase operation is in progress, a minimum period of T_{RHR} is required after RST# is driven high before a valid Read can take place (see Figure 17).

The Erase operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity. See Figures 17 and 18 for timing diagrams.

Software Data Protection (SDP)

The SST34HF1681 provide the JEDEC standard Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST34HF1681 are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within T_{RC}. The contents of DQ₁₅-DQ₈ are "Don't Care" during any SDP command sequence.

Common Flash Memory Interface (CFI)

The SST34HF1681 also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as Software ID Entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

Product Identification

The Product Identification mode identifies the device as the SST34HF1681 and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers cannot be used on this device because of the shared lines between flash and SRAM in the multi-chip package. Therefore, application of high voltage to pin A₉ may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 3 and 4 for software operation, Figure 14 for the Software ID Entry and Read timing diagram and Figure 23 for the ID Entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION

	ADDRESS	DATA
Manufacturer's ID	0000H	00BFH
Device ID SST34HF1681	0001H	2761H



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 16 for timing waveform and Figure 23 for a flowchart.

SRAM Operation

With BES1# low, BES2 and BEF# high, the SST34HF1681 operates as 512K x16 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The SST34HF1681 SRAM is mapped into the first 512 KWord address space. When BES1#, BEF# are high and BES2 is low, all memory banks are deselected and the device enters standby. Read and Write cycle times are equal. The control signals UBS#

and LBS# provide access to the upper data byte and lower data byte. See Table 3 for SRAM Read and Write data byte control modes of operation.


SRAM Read

The SRAM Read operation of the SST34HF1681 is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for SRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 3, for further details.

SRAM Write

The SRAM Write operation of the SST34HF1681 is controlled by WE# and BES1#, both have to be low, BES2 have to be high for the system to write to the SRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES1# or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagram, Figures 4 and 5, for further details.

FUNCTIONAL BLOCK DIAGRAM



AMS = Most significant address

561 ILL B1.2



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

Bottom Sector Protection; 32 KWord Blocks; 1 KWord Sectors

4 KWord Sector Protection
(Four 1 KWord Sectors)

FFFFFH F8000H	Block 31	Bank 2
F7FFFF F0000H	Block 30	
EFFFFF E8000H	Block 29	
E7FFFF E0000H	Block 28	
DFFFFF D8000H	Block 27	
D7FFFF D0000H	Block 26	
CFFFFF C8000H	Block 25	
C7FFFF C0000H	Block 24	
BFFFFF B8000H	Block 23	
B7FFFF B0000H	Block 22	
AFFFFF A8000H	Block 21	Bank 1
A7FFFF A0000H	Block 20	
9FFFFF 98000H	Block 19	
97FFFF 90000H	Block 18	
8FFFFF 88000H	Block 17	
87FFFF 80000H	Block 16	
7FFFFF 78000H	Block 15	
77FFFF 70000H	Block 14	
6FFFFF 68000H	Block 13	
67FFFF 60000H	Block 12	
5FFFFF 58000H	Block 11	
57FFFF 50000H	Block 10	
4FFFFF 48000H	Block 9	
47FFFF 40000H	Block 8	
3FFFFF 38000H	Block 7	
37FFFF 30000H	Block 6	
2FFFFF 28000H	Block 5	
27FFFF 20000H	Block 4	
1FFFFF 18000H	Block 3	
17FFFF 10000H	Block 2	
00FFFFF 008000H	Block 1	
007FFFF 001000H	Block 0	
000FFFF 000000H		

561 ILL F02.0

FIGURE 1: SST34HF1681, 1 MBIT X 16 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications




FIGURE 2: PIN ASSIGNMENTS FOR 56-BALL LFBGA (8MM X 10MM) COMBOMEMORY PINOUT

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A _{MS} ¹ to A ₀	Address Inputs	To provide flash address, A ₁₉ -A ₀ . To provide SRAM address, A ₁₈ -A ₀
DQ ₁₅ -DQ ₀	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low
BES1#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES1# is low
BES2	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES2 is high
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
UBS#	Upper Byte Control (SRAM)	To enable DQ ₁₅ -DQ ₈
LBS#	Lower Byte Control (SRAM)	To enable DQ ₇ -DQ ₀
WP#	Write Protect	To protect and unprotect sectors from Erase or Program operation
RST#	Reset	To Reset and return the device to Read mode
RY/BY#	Ready/Busy#	To output the status of a Program or Erase Operation RY/BY# is a open drain output, so a 10KΩ - 100KΩ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.
V _{SS}	Ground	
V _{DDF}	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only
V _{DDS}	Power Supply (SRAM)	2.7-3.3V Power Supply to SRAM only
NC	No Connection	Unconnected pins

1. A_{MS} = Most Significant Address



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 3: OPERATIONAL MODES SELECTION¹

Mode	BEF#	BES1#	BES2 ²	OE#	WE#	LBS#	UBS#	DQ ₀₋₇	DQ ₈₋₁₅
Full Standby	V _{IH}	V _{IH}	X	X	X	X	X	HIGH-Z	HIGH-Z
		X	V _{IL}	X	X	X	X		
Output Disable	V _{IH}	V _{IL}	V _{IH}	V _{IH}	V _{IH}	X	X	HIGH-Z	HIGH-Z
		V _{IL}	V _{IH}	X	X	V _{IH}	V _{IH}		
	V _{IL}	V _{IH}	X	V _{IH}	V _{IH}	X	X	HIGH-Z	HIGH-Z
		X	V _{IL}						
Flash Read	V _{IL}	V _{IH}	X	V _{IL}	V _{IH}	X	X	D _{OUT}	D _{OUT}
		X	V _{IL}						
Flash Write	V _{IL}	V _{IH}	X	V _{IH}	V _{IL}	X	X	D _{IN}	D _{IN}
		X	V _{IL}						
Flash Erase	V _{IL}	V _{IH}	X	V _{IH}	V _{IL}	X	X	X	X
		X	V _{IL}						
SRAM Read	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	D _{OUT}	D _{OUT}
						V _{IH}	V _{IL}	HIGH-Z	D _{OUT}
						V _{IL}	V _{IH}	D _{OUT}	HIGH-Z
SRAM Write	V _{IH}	V _{IL}	V _{IH}	X	V _{IL}	V _{IL}	V _{IL}	D _{IN}	D _{IN}
						V _{IH}	V _{IL}	HIGH-Z	D _{IN}
						V _{IL}	V _{IH}	D _{IN}	HIGH-Z
Product Identification ³	V _{IL}	V _{IH}	X	V _{IL}	V _{IH}	X	X	Manufacturer's ID ⁴ Device ID ⁴	
		X	V _{IL}						

T3.2 561

1. X can be V_{IL} or V_{IH}, but no other value.
2. Do not apply BEF# = V_{IL}, BES1# = V_{IL} and BES2 = V_{IH} at the same time
3. Software mode only
4. With A₁₉-A₁ = 0; SST Manufacturer's ID = 00BFH, is read with A₀=0,
SST34HF1681 Device ID = 2761H, is read with A₀=1



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA ³	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ⁴	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA _X ⁴	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ⁵	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry ⁵	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit/ CFI Exit ⁶	5555H	AAH	2AAAH	55H	5555H	F0H						

T4.1 561

1. Address format A₁₄-A₀ (Hex), Address A₁₉-A₁₅ can be V_{IL} or V_{IH}, but no other value, for the Command sequence.
2. Data format DQ₁₅-DQ₈ can be V_{IL} or V_{IH}, but no other value, for Command sequence.
3. WA = Program Word address
4. SA_X for Sector-Erase; uses A₁₉-A₁₁ address lines
BA_X, for Block-Erase; uses A₁₉-A₁₅ address lines
5. The device does not remain in Software Product Identification Mode if powered down.
6. With A₂₀-A₁ = 0; SST Manufacturer's ID = 00BFH, is read with A₀=0
SST34HF1681 Device ID = 2761H, is read with A₀=1.

TABLE 5: CFI QUERY IDENTIFICATION STRING¹

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0001H	Primary OEM command set
14H	0007H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exists)
1AH	0000H	

T5.0 561

1. Refer to CFI publication 100 for more details.



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 6: SYSTEM INTERFACE INFORMATION

Address	Data	Data
1BH	0027H	V _{DD} Min (Program/Erase) DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1CH	0036H	V _{DD} Max (Program/Erase) DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1DH	0000H	V _{PP} Min (00H = no V _{PP} pin)
1EH	0000H	V _{PP} Max (00H = no V _{PP} pin)
1FH	0004H	Typical time out for Word-Program 2 ^N μ s (24 = 16 μ s)
20H	0000H	Typical time out for Min size buffer program 2 ^N μ s (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 ^N ms (2 ⁴ = 16 ms)
22H	0006H	Typical time out for Chip-Erase 2 ^N ms (2 ⁶ = 64 ms)
23H	0001H	Maximum time out for Word-Program 2 ^N times typical (2 ¹ x 2 ⁴ = 32 μ s)
24H	0000H	Maximum time out for buffer program 2 ^N times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 ^N times typical (2 ¹ x 2 ⁴ = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2 ^N times typical (2 ¹ x 2 ⁶ = 128 ms)

T6.0 561

TABLE 7: DEVICE GEOMETRY INFORMATION

Address	Data	Data
27H	0015H	Device size = 2 ^N Byte (15H = 21; 2 ²¹ = 2M Bytes)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of byte in multi-byte write = 2 ^N (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size) y = 1023 + 1 = 1024 sectors (03FF = 1023) z = 8 x 256 Bytes = 2 KByte/sector (0008H = 8)
2EH	0003H	
2FH	0008H	
30H	0000H	
31H	001FH	Block Information (y + 1 = Number of blocks; z x 256B = block size) y = 31 + 1 = 32 blocks (001F = 31) z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)
32H	0000H	
33H	0000H	
34H	0001H	

T7.0 561



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature -20°C to +85°C

Storage Temperature -65°C to +125°C

D. C. Voltage on Any Pin to Ground Potential -0.5V to $V_{DD}^1+0.3V$

Transient Voltage (<20 ns) on Any Pin to Ground Potential -1.0V to $V_{DD}^1+1.0V$

Package Power Dissipation Capability ($T_a = 25^\circ C$) 1.0W

Output Short Circuit Current² 50 mA

1. $V_{DD} = V_{DDF}$ and V_{DDS}

2. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.3V
Extended	-20°C to +85°C	2.7-3.3V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30$ pF
See Figures 19 and 20	



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 8: DC OPERATING CHARACTERISTICS ($V_{DD} = V_{DDF}$ AND $V_{DDS} = 2.7-3.3V$)

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I_{DD}	Active V_{DD} Current				Address input = V_{IL}/V_{IH} , at $f=1/T_{RC}$ Min, $V_{DD}=V_{DD}$ Max, all DQs open
	Read				$OE\#=V_{IL}$, $WE\#=V_{IH}$
	Flash		35	mA	$BEF\#=V_{IL}$, $BES1\#=V_{IH}$, or $BES2=V_{IL}$
	SRAM		30	mA	$BEF\#=V_{IH}$, $BES1\#=V_{IL}$, $BES2=V_{IH}$
	Concurrent Operation		60	mA	$BEF\#=V_{IH}$, $BES1\#=V_{IL}$, $BES2=V_{IH}$
	Write ¹				$WE\#=V_{IL}$
	Flash		40	mA	$BEF\#=V_{IL}$, $BES1\#=V_{IH}$, or $BES2=V_{IL}$, $OE\#=V_{IH}$
	SRAM		30	mA	$BEF\#=V_{IH}$, $BES1\#=V_{IL}$, $BES2=V_{IH}$
I_{SB}	Standby V_{DD} Current	3.0V 3.3V	40 75	μA μA	$V_{DD} = V_{DD}$ Max, $BEF\#=BES1\#=V_{IHC}$, $BES2=V_{ILC}$
I_{RT}	Reset V_{DD} Current		30	μA	Reset= $V_{SS}\pm 0.3V$
I_{LI}	Input Leakage Current		1	μA	$V_{IN}=GND$ to V_{DD} , $V_{DD}=V_{DD}$ Max
I_{LO}	Output Leakage Current		1	μA	$V_{OUT}=GND$ to V_{DD} , $V_{DD}=V_{DD}$ Max
V_{IL}	Input Low Voltage		0.8	V	$V_{DD}=V_{DD}$ Min
V_{ILC}	Input Low Voltage (CMOS)		0.3	V	$V_{DD}=V_{DD}$ Max
V_{IH}	Input High Voltage	$0.7 V_{DD}$		V	$V_{DD}=V_{DD}$ Max
V_{IHC}	Input High Voltage (CMOS)	$V_{DD}-0.3$		V	$V_{DD}=V_{DD}$ Max
V_{OLF}	Flash Output Low Voltage		0.2	V	$I_{OL}=100 \mu A$, $V_{DD}=V_{DD}$ Min
V_{OHF}	Flash Output High Voltage	$V_{DD}-0.2$		V	$I_{OH}=-100 \mu A$, $V_{DD}=V_{DD}$ Min
V_{OLS}	SRAM Output Low Voltage		0.4	V	$I_{OL} = 1 \text{ mA}$, $V_{DD}=V_{DD}$ Min
V_{OHS}	SRAM Output High Voltage	2.2		V	$I_{OH} = -500 \mu A$, $V_{DD}=V_{DD}$ Min

1. I_{DD} active while Erase or Program is in progress.

T8.1 561



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
$T_{PU-READ}^1$	Power-up to Read Operation	100	μs
$T_{PU-WRITE}^1$	Power-up to Write Operation	100	μs

T9.0 561

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 10: CAPACITANCE ($T_a = 25^\circ C$, $f=1$ Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
$C_{I/O}^1$	I/O Pin Capacitance	$V_{I/O} = 0V$	20 pF
C_{IN}^1	Input Capacitance	$V_{IN} = 0V$	16 pF

T10.1 561

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 11: FLASH RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N_{END}^1	Endurance	10,000	Cycles	JEDEC Standard A117
T_{DR}^1	Data Retention	100	Years	JEDEC Standard A103
I_{LTH}^1	Latch Up	$100 + I_{DD}$	mA	JEDEC Standard 78

T11.0 561

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

AC CHARACTERISTICS

TABLE 12: SRAM READ CYCLE TIMING PARAMETERS

Symbol	Parameter	SST34HF1681-70		SST34HF1681-90		Units
		Min	Max	Min	Max	
T_{RCS}	Read Cycle Time	70		90		ns
T_{AAS}	Address Access Time		70		90	ns
T_{BES}	Bank Enable Access Time		70		90	ns
T_{OES}	Output Enable Access Time		35		45	ns
T_{BYES}	UBS#, LBS# Access Time		70		90	ns
T_{BLZS}^1	BES# to Active Output	0		0		ns
T_{OLZS}^1	Output Enable to Active Output	0		0		ns
T_{BYLZS}^1	UBS#, LBS# to Active Output	0		0		ns
T_{BHZS}^1	BES# to High-Z Output		25		35	ns
T_{OHZS}^1	Output Disable to High-Z Output		25		35	ns
T_{BYHZS}^1	UBS#, LBS# to High-Z Output		35		45	ns
T_{OHS}	Output Hold from Address Change	10		10		ns

T12.0 561

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 13: SRAM WRITE CYCLE TIMING PARAMETERS

Symbol	Parameter	SST34HF1681-70		SST34HF1681-90		Units
		Min	Max	Min	Max	
T_{WCS}	Write Cycle Time	70		90		ns
T_{BWS}	Bank Enable to End-of-Write	60		80		ns
T_{AWS}	Address Valid to End-of-Write	60		80		ns
T_{ASTS}	Address Set-up Time	0		0		ns
T_{WPS}	Write Pulse Width	60		80		ns
T_{WRS}	Write Recovery Time	0		0		ns
T_{BYWS}	UBS#, LBS# to End-of-Write	60		80		ns
T_{ODWS}	Output Disable from WE# Low		30		40	ns
T_{OEWS}	Output Enable from WE# High	0		0		ns
T_{DSS}	Data Set-up Time	30		40		ns
T_{DHS}	Data Hold from Write Time	0		0		ns

T13.0 561



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

TABLE 14: FLASH READ CYCLE TIMING PARAMETERS $V_{DD} = 2.7-3.3V$

Symbol	Parameter	SST34HF1681-70		SST34HF1681-90		Units
		Min	Max	Min	Max	
T_{RC}	Read Cycle Time	70		90		ns
T_{CE}	Chip Enable Access Time		70		90	ns
T_{AA}	Address Access Time		70		90	ns
T_{OE}	Output Enable Access Time		35		45	ns
T_{CLZ}^1	BEF# Low to Active Output	0		0		ns
T_{OLZ}^1	OE# Low to Active Output	0		0		ns
T_{CHZ}^1	BEF# High to High-Z Output		20		30	ns
T_{OHZ}^1	OE# High to High-Z Output		20		30	ns
T_{OH}^1	Output Hold from Address Change	0		0		ns
T_{RP}^1	RST# Pulse Width	500		500		ns
T_{RHR}^1	RST# High Before Read	50		50		ns
$T_{RY}^{1,2}$	RST# Pin Low to Read		100		100	μs

T14.0 561

1. This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.
2. This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase.

TABLE 15: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T_{BP}	Word-Program Time		20	μs
T_{AS}	Address Setup Time	0		ns
T_{AH}	Address Hold Time	40		ns
T_{CS}	WE# and BEF# Setup Time	0		ns
T_{CH}	WE# and BEF# Hold Time	0		ns
T_{OES}	OE# High Setup Time	0		ns
T_{OEH}	OE# High Hold Time	10		ns
T_{CP}	BEF# Pulse Width	40		ns
T_{WP}	WE# Pulse Width	40		ns
T_{WPH}^1	WE# Pulse Width High	30		ns
T_{CPH}^1	BEF# Pulse Width High	30		ns
T_{DS}	Data Setup Time	30		ns
T_{DH}^1	Data Hold Time	0		ns
T_{IDA}^1	Software ID Access and Exit Time		150	ns
T_{BY}^1	RY/BY# Delay Time	90		ns
T_{BR}^1	Bus# Recovery Time		1	μs
T_{SE}	Sector-Erase		25	ms
T_{BE}	Block-Erase		25	ms
T_{SCE}	Chip-Erase		100	ms

T15.2 561

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications





FIGURE 3: SRAM READ CYCLE TIMING DIAGRAM




- Notes: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. If BES1# goes Low or BES2# goes high coincident with or after WE# goes Low, the output will remain at high impedance.
If BES1# goes High or BES2# goes low coincident with or before WE# goes High, the output will remain at high impedance.
Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.

FIGURE 4: SRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)¹

16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681



Advance Specifications



- Notes: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. Because DIN signals may be in the output state at this time, input signals of reverse polarity must not be applied.

FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)¹



The timing diagram illustrates the relationship between the address bus (ADDRESS A19-0), the chip select signal (BEF#), the output enable signal (OE#), the write enable signal (WE#), and the data bus (DQ15-0). The diagram shows the timing of the data bus relative to the address bus and the output enable signal. Key timing parameters are indicated:

- TRC**: Read Cycle time, from the start of the address bus to the end of the data bus.
- TAA**: Address Aftertime, from the end of the address bus to the end of the data bus.
- TCE**: Chip Enable delay, from the falling edge of BEF# to the start of the data bus.
- TOE**: Output Enable delay, from the falling edge of OE# to the start of the data bus.
- TOLZ**: Output Load time, from the falling edge of OE# to the start of the data bus.
- TOHZ**: Output High-Z time, from the rising edge of OE# to the end of the data bus.
- TCHZ**: Chip High-Z time, from the rising edge of BEF# to the end of the data bus.
- TOH**: Output High time, from the falling edge of OE# to the end of the data bus.
- TCLZ**: Output Low-Z time, from the falling edge of OE# to the start of the data bus.

The data bus (DQ15-0) is shown in a state of HIGH-Z (High Impedance) when the output enable signal (OE#) is high. When OE# is low, the data bus is driven to a valid state (DATA VALID). The diagram shows two data bus cycles, each with a valid data period and a high-impedance period.

FIGURE 6: FLASH READ CYCLE TIMING DIAGRAM





FIGURE 7: FLASH WE# CONTROLLED WORD-PROGRAM CYCLE TIMING DIAGRAM



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681


Advance Specifications



561 ILL F09.2

Note: X can be V_{IL} or V_{IH} , but no other value.

FIGURE 8: FLASH BEF# CONTROLLED WORD-PROGRAM CYCLE TIMING DIAGRAM



561 ILL F10.1

FIGURE 9: FLASH DATA# POLLING TIMING DIAGRAM



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications





FIGURE 10: FLASH TOGGLE BIT TIMING DIAGRAM




Note: This device also supports BEF# controlled Chip-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 15)
X can be V_{IL} or V_{IH} , but no other value.

FIGURE 11: FLASH WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681


Advance Specifications



561 ILL F13.2

Note: This device also supports BEF# controlled Block-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 15)
BAx = Block Address
X can be V_{IL} or V_{IH}, but no other value.

FIGURE 12: FLASH WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM



561 ILL F14.2

Note: This device also supports BEF# controlled Sector-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 15)
SAx = Sector Address
X can be V_{IL} or V_{IH}, but no other value.

FIGURE 13: FLASH WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM



Timing diagram for a three-byte sequence for software ID entry. The diagram shows the relationship between ADDRESS A14-0, BEF#, OE#, WE#, and DQ15-0.

ADDRESS A14-0: 5555, 2AAA, 5555, followed by X's, 0000, 0001, and more X's.

BEF#: Active low signal, with pulses corresponding to the address bytes.

OE#: Active low signal, with pulses corresponding to the address bytes.


WE#: Active low signal, with a pulse for the first address byte (5555) and a longer pulse for the second (2AAA). Timing parameters T_{WP} and T_{WPH} are indicated.

DQ15-0: Data sequence: XXAA, XX55, XX90, followed by X's, 00BF, and Device ID. Timing parameters T_{IDA} and T_{AA} are indicated.

THREE-BYTE SEQUENCE FOR SOFTWARE ID ENTRY: Indicated by a horizontal arrow spanning the first three data bytes (XXAA, XX55, XX90).

Note: X can be V_{IL} or V_{IH} , but no other value

FIGURE 14: FLASH SOFTWARE ID ENTRY AND READ




Note: X can be V_{IL} or V_{IH} , but no other value.

FIGURE 15: FLASH CFI ENTRY AND READ



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications



Note: X can be V_{IL} or V_{IH}, but no other value

FIGURE 16: FLASH SOFTWARE ID EXIT/CFI EXIT




FIGURE 17: RST# TIMING (WHEN NO INTERNAL OPERATION IS IN PROGRESS)



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications





FIGURE 18: RST# TIMING (DURING SECTOR- OR BLOCK-ERASE OPERATION)



AC test inputs are driven at V_{IHT} ($0.9 V_{DD}$) for a logic "1" and V_{ILT} ($0.1 V_{DD}$) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} ($0.5 V_{DD}$) and V_{OT} ($0.5 V_{DD}$). Input rise and fall times ($10\% \leftrightarrow 90\%$) are <5 ns.

Note: V_{IT} - V_{INPUT} Test
 V_{OT} - V_{OUTPUT} Test
 V_{IHT} - V_{INPUT} HIGH Test
 V_{ILT} - V_{INPUT} LOW Test

FIGURE 19: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 20: A TEST LOAD EXAMPLE



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications





FIGURE 21: WORD-PROGRAM ALGORITHM



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications



561 ILL F23.0

FIGURE 22: WAIT OPTIONS



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications





FIGURE 23: SOFTWARE PRODUCT ID/CFI COMMAND FLOWCHARTS




16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications


Chip-Erase Command Sequence



Sector-Erase Command Sequence



Block-Erase Command Sequence



561 ILL F25.0

Note: X can be V_{IL} or V_{IH}, but no other value.

FIGURE 24: ERASE COMMAND SEQUENCE



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

PRODUCT ORDERING INFORMATION

Device	Speed	Suffix1	Suffix2	
SST34HF16xx	- XXX	- XX	- XX	
				Package Modifier P = 56 balls
				Package Type L1 = LFBGA (8mm x 10mm x 1.4mm, 0.45mm ball size)
				Temperature Range C = Commercial = 0°C to +70°C E = Extended = -20°C to +85°C
				Minimum Endurance 4 = 10,000 cycles
				Read Access Speed 70 = 70 ns 90 = 90 ns
				Bank Split 1 = 12M + 4M
				SRAM Density 0 = No SRAM 8 = 8 Mbit
				Flash Density 16 = 16 Mbit
				Voltage H = 2.7-3.3V
				Device Family

Valid combinations for SST34HF1681

SST34HF1681-70-4C-L1P
SST34HF1681-90-4C-L1P
SST34HF1681-70-4E-L1P
SST34HF1681-90-4E-L1P


Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory SST34HF1681

Advance Specifications

PACKAGING DIAGRAMS



56-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM
SST PACKAGE CODE: L1P