CMOS SRAM

Document Title

256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).

Revision History

<u>Rev.No.</u>	<u>History</u>				Draft Data	Remark.
Rev. 0.0 Rev. 0.1 Rev. 0.2	Current modify 1. Delete 15ns 2. Change Icc		June. 8. 2001 September. 9. 2001 December. 18. 2001	Preliminary Preliminary Preliminary		
		10ns	Previous 85mA	Current 75mA		
	ICC(Industrial)	12ns	75mA	65mA		
Rev. 1.0	1. Final datash 2. Delete UB,L	<u>e</u> et release. B releated AC chara	cteristics and timin	g diagram.	June. 19. 2002	Final
Rev. 2.0	1. Delete 12ns	speed bin.			July. 8. 2002	Final
Rev. 3.0	1. Add the Lea	d Free Package type	e.		July. 26, 2004	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



CMOS SRAM

1Mb Async. Fast SRAM Ordering Information

Org.	Part Number	VDD(V)	Speed (ns)	PKG	Temp. & Power	
256K x4	K6R1004C1D-J(K)C(I) 10	5	10	J : 32-SOJ		
2001()4	K6R1004V1D-J(K)C(I) 08/10	3.3	8/10	K: 32-SOJ(LF)		
	K6R1008C1D-J(K,T,U)C(I) 10	5	10	J : 32-SOJ K : 32-SOJ(LF)	C : Commercial Temperature	
128K x8	K6R1008V1D-J(K,T,U)C(I) 08/10	3.3	8/10	T : 32-TSOP2 U : 32-TSOP2(LF)	Normal Power Range, I : Industrial Temperature Normal Power Range	
	K6R1016C1D-J(K,T,U,E)C(I) 10	5	10	J : 44-SOJ K : 44-SOJ(LF)	,Normal Power Range	
64K x16	K6R1016V1D-J(K,T,U,E)C(I) 08/10	3.3	8/10	T : 44-TSOP2 U : 44-TSOP2(LF) E : 48-TBGA		



CMOS SRAM

The

256K x 4 Bit (with OE) High-Speed CMOS Static RAM

FEATURES


- Fast Access Time 10ns(Max.)
- Power Dissipation Standby (TTL) : 20mA(Max.)
 - (CMOS) : 5mA(Max.) Operating K6R1004C1D-10:65mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration :
 - K6R1004C1C-J : 32-SOJ-400
- K6R1004C1C-K : 32-SOJ-400(Lead-Free)
 Operating in Commercial and Industrial Temperature
- range.

N.C 1 32 A17 A16 A0 2 31 30 A15 3 A1 A14 A2 4 29 A13 28 A3 5 CS 6 27 OE I/O4 I/O1 7 26 Vss 25 Vcc 8 SOJ Vcc Vss 24 ç I/O3 23 I/O2 1 WE 1' A12 22 21 A11 A4 12 20 A10 A5 13 19 A9 14 A6 15 18 A8 A7 17 N.C N.C 16

PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION(Top View)

The K6R1004C1D is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The

K6R1004C1D uses 4 common input and output lines and has

an output enable pin which operates faster than address

access time at read cycle. The device is fabricated using SAM-

SUNG's advanced CMOS process and designed for high-

speed circuit technology. It is particularly well suited for use in

K6R1004C1D is packaged in a 400 mil 32-pin plastic SOJ.

high-speed system applications.

GENERAL DESCRIPTION

hiah-density

CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		Pd	1	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	٥C
	Industrial	TA	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vih	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

* VIL(Min) = -2.0V a.c (Pulse Width \leq 8ns) for I \leq 20mA.

** VIH(Max) = Vcc + 2.0V a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Max	Unit	
Input Leakage Current	L	VIN=Vss to Vcc	-2	2	μA		
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc				2	μA
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	65	mA
			Ind.	10ns	-	75	
Standby Current	ISB	Min. Cycle, CS=VIH				20	mA
	ISB1	f=0MHz,				5	
Output Low Voltage Level	Vol	IoL=8mA				0.4	V
Output High Voltage Level	Vон	Iон=-4mA			2.4	-	V

* The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	Cı/o	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF


* Capacitance is sampled and not 100% tested.



CMOS SRAM

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Banamatan	Querra ha a l	K6R100	4C1D-10	11
Parameter	Symbol	Min	Мах	Unit
Read Cycle Time	tRC	10	-	ns
Address Access Time	taa	-	10	ns
Chip Select to Output	tco	-	10	ns
Output Enable to Valid Output	toe	-	5	ns
Chip Enable to Low-Z Output	tLZ	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	ns
Output Disable to High-Z Output	tонz	0	5	ns
Output Hold from Address Change	toн	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	ns

* The above parameters are also guaranteed at industrial temperature range.



CMOS SRAM


WRITE CYCLE*

Dementer	Querrahael	K6R100	4C1D-10	11
Parameter	Symbol	Min	Max	Unit
Write Cycle Time	twc	10	-	ns
Chip Select to End of Write	tcw	7	-	ns
Address Set-up Time	tas	0	-	ns
Address Valid to End of Write	taw	7	-	ns
Write Pulse Width(OE High)	twp	7	-	ns
Write Pulse Width(OE Low)	twP1	10	-	ns
Write Recovery Time	twr	0	-	ns
Write to Output High-Z	twнz	0	5	ns
Data to Write Time Overlap	tow	5	-	ns
Data Hold from Write Time	tDH	0	-	ns
End of Write to Output Low-Z	tow	3	-	ns


* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






CMOS SRAM


NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or Vol levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with $\overline{CS} = V_{IL}$.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)





CMOS SRAM



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write

- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.

5. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.

6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
 If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

 Dout is the read data of the new address.
 When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

* X means Don't Care.



CMOS SRAM

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

