

8 MEG x 8 EDO DRAM

DRAM

MT4LC8M8P4, MT4LC8M8C2

For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/mti/msp/html/datasheet.html

FEATURES

- Single +3.3V ±0.3V power supply
- Industry-standard x8 pinout, timing, functions, and packages
- 12 row, 11 column addresses (C2) or 13 row, 10 column addresses (P4)
- High-performance CMOS silicon-gate process
- All inputs, outputs and clocks are LVTTLcompatible
- Extended Data-Out (EDO) PAGE MODE access
- 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH distributed across 64ms
- Optional self refresh (S) for low-power data retention

OPTIONS	MARKING
 Refresh Addressing 	
4,096 (4K) rows	C2
8,192 (8K) rows	P4
Diastic Dackages	

 Plastic Packages 	
32-pin SOJ (400 mil)	DJ
32-pin TSOP (400 mil)	TG

 Timing 	
50ns access	-5
60ns access	-6

•	Refresh Rates	
	Standard Refresh (64ms period)	None
	Self Refresh (128ms period)	S*

NOTE: 1. The 8 Meg x 8 EDO DRAM base number differentiates the offerings in one place—MT4LC8M8<u>C2</u>. The fifth field distinguishes the address offerings: C2 designates 4K addresses and P4 designates 8K addresses.

2. The "#" symbol indicates signal is active LOW.

*Contact factory for availability

Part Number Example: MT4LC8M8C2DJ-5

KEY TIMING PARAMETERS

Q ()	SPEED	^t RC	^t RAC	^t PC	^t AA	tCAC	tCAS
STATE	-5-	84ns	50ns	20ns	25ns	13ns	8ns
	12 6	104ns	60ns	25ns	30ns	15ns	10ns
	/ 任 左 =						

PIN ASSIGNMENT (Top View) 32-Pin SOJ 32-Pin TSOP 31 DQ7 DQ0 DQ1 = 3 30 DQ6 29 DQ5 DQ1 DQ2 29 28 27 □ Vss 26 □ CAS# NC 🖽 6 Vcc III 7 25 III OE# Vcc 26 CAS# WE# □ 8 25 24 III NC/A12** WE# OE# 24 NC/A12 A0 III 10 ■ A11 RAS# 22 A10 21 A9 A0 10 23 A11 A1 🖂 11 22 A10 21 A9 A2 III 12 **1**1 A1 A3 III 13 12 A2 A4 III 14 A5 III 15 19 III A7 20 A8 ¶ 13 A3 **4** 14 19 A7 A4 18 17 **1**5 **A5** Α6 Vcc **NC on C2 version and A12 on P4 version

8 MEG x 8 EDO DRAM PART NUMBERS

PART NUMBER	REFRESH ADDRESSING	PACKAGE	REFRESH
MT4LC8M8C2DJ-x	4K	SOJ	Standard
MT4LC8M8C2DJ-x S	4K	SOJ	Self
MT4LC8M8C2TG-x	4K	TSOP	Standard
MT4LC8M8C2TG-x S	4K	TSOP	Self
MT4LC8M8P4DJ-x	8K	SOJ	Standard
MT4LC8M8P4DJ-x S	8K	SOJ	Self
MT4LC8M8P4TG-x	8K	TSOP	Standard
MT4LC8M8P4TG-x S	8K	TSOP	Self

x = speed


GENERAL DESCRIPTION

The 8 Meg x 8 DRAM is a high-speed CMOS, dynamic random-access memory devices containing 67,108,864 bits and designed to operate from 3V to 3.6V. The MT4LC8M8C2 and MT4LC8M8P4 are functionally organized as 8,388,608 locations containing eight bits each. The 8,388,608 memory locations are arranged in 4,096 rows by 2,048 columns on the C2 version and 8,192 rows by 1,024 columns on the P4 version. During READ or WRITE cycles, each location is




FUNCTIONAL BLOCK DIAGRAM

MT4LC8M8P4 (13 row addresses)



FUNCTIONAL BLOCK DIAGRAM

MT4LC8M8C2 (12 row addresses)





GENERAL DESCRIPTION (continued)

uniquely addressed via the address bits. First, the row address is latched by the RAS# signal, then the column address is latched by CAS#. Both devices provide EDO-PAGE-MODE operation, allowing for fast successive data operations (READ, WRITE, or READ-MODIFY-WRITE) within a given row.

The 8 Meg x 8 DRAM must be refreshed periodically in order to retain stored data.

DRAM ACCESS

Each location in the DRAM is uniquely addressable, as mentioned in the General Description. The data for each location is accessed via the eight I/O pins (DQ0-DQ7). A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z. regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no write will occur, and the data outputs will drive read data from the accessed location.

EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. If CAS# went HIGH and OE# was LOW (active), the output buffers would be disabled. The 8 Meg x 8 DRAM offers an accelerated page mode cycle by eliminating output disable from CAS# HIGH. This option is called EDO, and it allows CAS# precharge time (^tCP) to occur without the output data going invalid (see READ and EDO-PAGE-MODE READ waveforms in the noted appendix).

EDO operates like any DRAM READ or FAST-PAGE-MODE READ, except data is held valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW and WE# is held HIGH. OE# can be brought LOW or HIGH while CAS# and RAS# are LOW, and the DQs will transition between valid data and High-Z. Using OE#, there are two methods to disable the outputs and keep them disabled during the CAS# HIGH time. The first method is to have OE# HIGH when CAS# transitions HIGH and keep OE# HIGH for tOEHC thereafter. This will disable the DQs, and they will remain disabled (regardless of the state of OE# after that point) until CAS# falls again. The second method is to have OE# LOW when CAS# transitions HIGH and then bring OE# HIGH for a minimum of ^tOEP anytime during the CAS# HIGH period. This will disable the DQs, and they will remain disabled (regardless of the state of OE# after that point) until CAS# falls again (see Figure 1). During




Figure 1
OE# CONTROL of DQs



EDO PAGE MODE (continued)

other cycles, the outputs are disabled at ^tOFF time after RAS# and CAS# are HIGH or at ^tWHZ after WE# transitions LOW. The ^tOFF time is referenced from the rising edge of RAS# or CAS#, whichever occurs last. WE# can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

EDO-PAGE-MODE operations are always initiated with a row address strobed in by the RAS# signal, followed by a column address strobed in by CAS#, just like for single location accesses. However, subsequent column locations within the row may then be accessed at the page mode cycle time. This is accomplished by cycling CAS# while holding RAS# LOW and entering new column addresses with each CAS# cycle. Returning RAS# HIGH terminates the EDO-PAGE-MODE operation.

DRAM REFRESH

The supply voltage must be maintained at the specified levels, and the refresh requirements must be met in order to retain stored data in the DRAM. The refresh requirements are met by refreshing all 8,192 rows (P4) or all 4,096 rows (C2) in the DRAM array at least once every 64ms. The recommended procedure is to execute 4,096 CBR REFRESH cycles, either uniformly spaced or grouped in bursts, every 64ms. The MT4LC8M8P4 internally refreshes two rows for every CBR cycle, whereas the MT4LC8M8C2 refreshes one row for every CBR cycles. So with either device, executing 4,096 CBR cycles

covers all rows. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS# addressing. Alternatively, RAS#-ONLY REFRESH capability is inherently provided. However, with this method, some compatibility issues may become apparent. For example, both C2 and P4 versions require 4,096 CBR REFRESH cycles, yet each requires a different number of RAS#-ONLY REFRESH cycles (C2 = 4,096 and P4 = 8,192). JEDEC strongly recommends the use of CBR REFRESH for this device.

An optional self refresh mode is also available on the "S" version. The self refresh feature is initiated by performing a CBR REFRESH cycle and holding RAS# LOW for the specified tRASS . The "S" option allows for an extended period of 128ms, or 31.25µs per row for a 4K refresh and 15.625µs per row for an 8K refresh, when using a distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or battery backup mode.

The self refresh mode is terminated by driving RAS# HIGH for a minimum time of ^tRPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst CBR refresh sequence, all 1,024 rows must be refreshed using a minimum ^tRC refresh rate prior to resuming normal operation.




Figure 2 WE# CONTROL of DQs



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Relative to Vss	1V to +4.6V
Voltage on NC, Inputs or I/O Pins	
Relative to Vss	1V to +4.6V
Operating Temperature, T _A (ambient).	0°C to +70°C
Storage Temperature (plastic)5	55°C to +150°C
Power Dissipation	1W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Note: 1) ($Vcc = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	Vcc	3	3.6	V	
INPUT HIGH VOLTAGE: Valid Logic 1; All inputs, I/Os and any NC	VIH	2	Vcc + 0.3	V	26
INPUT LOW VOLTAGE: Valid Logic 0; All inputs, I/Os and any NC	VIL	-0.3	0.8	V	26
INPUT LEAKAGE CURRENT: Any input at V_{IN} (0V \leq $V_{IN} \leq$ V_{CC} + 0.3V); All other pins not under test = 0V	lı	-2	2	μΑ	27
OUTPUT HIGH VOLTAGE: lout = -2mA	Vон	2.4	_	V	
OUTPUT LOW VOLTAGE: IOUT = 2mA	Vol	_	0.4	V	
OUTPUT LEAKAGE CURRENT: Any output at Vout (0V ≤ Vout ≤ Vcc + 0.3V); DQ is disabled and in High-Z state	loz	-5	5	μΑ	



Icc OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3, 5, 6) ($Vcc = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	SPEED	4K REFRESH	8K REFRESH	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = VIH)	Icc1	ALL	1	1	mA	
STANDBY CURRENT: CMOS (RAS# = CAS# \geq Vcc - 0.2V; DQs may be left open; other inputs: Vin \geq Vcc - 0.2V or Vin \leq 0.2V)	Icc2	ALL	500	500	μΑ	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	Іссз	-5 -6	175 165	135 125	mA	25
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = VIL, CAS#, address cycling: [†] PC = [†] PC [MIN])	Icc4	-5 -6	155 125	155 125	mA	25
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = VIH: ^t RC = ^t RC [MIN])	Icc5	-5 -6	175 165	135 125	mA	22
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: ^t RC = ^t RC [MIN])	Icc6	-5 -6	165 155	165 155	mA	4, 7
REFRESH CURRENT: Extended ("S" version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = ^t RAS (MIN); WE# = Vcc - 0.2V; A0-A11, OE# and DIN = Vcc - 0.2V or 0.2V (DIN may be left open)	Icc7	ALL	400	400	μΑ	4, 7
REFRESH CURRENT: Self ("S" version only) Average power supply current: CBR with RAS# ≥ ^t RASS (MIN) and CAS# held LOW; WE# = Vcc - 0.2V; A0-A11, OE# and DIN = Vcc - 0.2V or 0.2V (DIN may be left open)	Icc8	ALL	350	400	μΑ	4, 7



CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS
Input Capacitance: Address pins	C ₁ 1	5	pF
Input Capacitance: RAS#, CAS#, WE#, OE#	Cı2	7	pF
Input/Output Capacitance: DQ	Сю	7	pF

AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($Vcc = +3.3V \pm 0.3V$)

AC CHARACTERISTICS			-5	-	6		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column address	^t AA		25		30	ns	
Column-address setup to CAS# precharge	^t ACH	12		15		ns	
Column-address hold time (referenced to RAS#)	^t AR	38		45		ns	
Column-address setup time	^t ASC	0		0		ns	
Row-address setup time	^t ASR	0		0		ns	
Column address to WE# delay time	^t AWD	42		49		ns	18
Access time from CAS#	^t CAC		13		15	ns	
Column-address hold time	^t CAH	8		10		ns	
CAS# pulse width	tCAS	8	10,000	10	10,000	ns	
CAS# LOW to "Don't Care" during Self Refresh	^t CHD	15		15		ns	
CAS# hold time (CBR Refresh)	^t CHR	8		10		ns	4
CAS# to output in Low-Z	^t CLZ	0		0		ns	
Data output hold after CAS# LOW	tCOH	3		3		ns	
CAS# precharge time	^t CP	8		10		ns	13
Access time from CAS# precharge	^t CPA		28		35	ns	
CAS# to RAS# precharge time	^t CRP	5		5		ns	
CAS# hold time	^t CSH	38		45		ns	
CAS# setup time (CBR Refresh)	^t CSR	5		5		ns	4
CAS# to WE# delay time	tCWD	28		35		ns	18
Write command to CAS# lead time	^t CWL	8		10		ns	
Data-in hold time	^t DH	8		10		ns	19
Data-in setup time	^t DS	0		0		ns	19
Output disable	^t OD	0	12	0	15	ns	23, 24
Output enable time	^t OE		12		15	ns	20
OE# hold time from WE# during	^t OEH	8		10		ns	24
READ-MODIFY-WRITE cycle							
OE# HIGH hold time from CAS# HIGH	^t OEHC	5		10		ns	
OE# HIGH pulse width	^t OEP	5		5		ns	
OE# LOW to CAS# HIGH setup time	^t OES	4		5		ns	
Output buffer turn-off delay	^t OFF	0	12	0	15	ns	17, 23



AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($Vcc = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-	5	-(6		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
OE# setup prior to RAS# during HIDDEN REFRESH cycle	tORD	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t _{PC}	20		25		ns	
EDO-PAGE-MODE READ-WRITE cycle time	^t PRWC	47		56		ns	
Access time from RAS#	tRAC		50		60	ns	
RAS# to column-address delay time	^t RAD	9		12		ns	15
Row-address hold time	^t RAH	9		10		ns	
RAS# pulse width	^t RAS	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	tRASP	50	125,000	60	125,000	ns	
RAS# pulse width during Self Refresh	tRASS	100		100		μs	
Random READ or WRITE cycle time	^t RC	84		104		ns	
RAS# to CAS# delay time	tRCD	11		14		ns	14
READ command hold time (referenced to CAS#)	tRCH	0		0		ns	16
READ command setup time	tRCS	0		0		ns	
Refresh period	^t REF		64		64	ms	23
Refresh period (2,048 cycles) "S" version	^t REF		128		128	ms	
RAS# precharge time	^t RP	30		40		ns	
RAS# to CAS# precharge time	^t RPC	5		5		ns	
RAS# precharge time exiting Self Refresh	^t RPS	90		105		ns	
READ command hold time (referenced to RAS#)	^t RRH	0		0		ns	16
RAS# hold time	^t RSH	13		15		ns	
READ-WRITE cycle time	^t RWC	116		140		ns	
RAS# to WE# delay time	^t RWD	67		79		ns	18
WRITE command to RAS# lead time	^t RWL	13		15		ns	
Transition time (rise or fall)	t _T	2	50	2	50	ns	
WRITE command hold time	tWCH	8		10		ns	
WRITE command hold time (referenced to RAS#)	tWCR	38		45		ns	
WE# command setup time	tWCS	0		0		ns	18
WE# to outputs in High-Z	tWHZ		12		15	ns	
WRITE command pulse width	^t WP	5		5		ns	
WE# pulse widths to disable outputs	^t WPZ	10		10		ns	
WE# hold time (CBR Refresh)	^t WRH	8		10		ns	
WE# setup time (CBR Refresh)	^t WRP	8		10		ns	



NOTES

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VCC = +3.3V; f = 1 MHz; $T_{\Lambda} = 25$ °C.
- 3. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 6. An initial pause of 100µs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 7. AC characteristics assume ${}^{t}T = 2.5 \text{ ns}$.
- 8. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 9. In addition to meeting the transition rate specification, all input signals must transit between VII and VII (or between VII and VIH) in a monotonic manner.
- 10. If CAS# and RAS# = VIH, data output is High-Z.
- 11. If CAS# = VIL, data output may contain data from the last valid READ cycle.
- 12. Measured with a load equivalent to two TTL gates and 100pF; and Vol = 0.8V and Voh = 2V.
- 13. If CAS# is LOW at the falling edge of RAS#, output data will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for ^tCP.
- 14. The ^tRAD (MAX) limit is no longer specified.


 ^tRAD (MAX) was specified as a reference point only. If ^tRAD was greater than the specified ^tRAD (MAX) limit, then access time was controlled exclusively by ^tAA (^tRAC and ^tCAC no longer applied). With or without the ^tRAD (MAX) limit, ^tAA, ^tRAC, and ^tCAC must always be met.
- 15. The ^tRCD (MAX) limit is no longer specified.

 ^tRCD (MAX) was specified as a reference point only. If ^tRCD was greater than the specified ^tRCD (MAX) limit, then access time was controlled exclusively by ^tCAC (^tRAC [MIN] no longer applied). With or without the ^tRCD limit, ^tAA and ^tCAC must always be met.
- 16. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.

- 17. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 18. tWCS, tRWD, tAWD, and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. If tWCS > tWCS MIN, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. tRWD, tAWD and tCWD define READ-MODIFY-WRITE cycles. Meeting these limits allows for reading and disabling output data and then applying input data. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
- 19. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 20. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
- 21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.
- 22. RAS#-ONLY REFRESH requires that all rows be refreshed at least once every 64ms (4,096 rows for the C2 version and 8,192 rows for the P4 version). CBR REFRESH requires that at least 4,096 cycles be completed every 64ms.
- 23. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS# stays LOW while OE# is brought HIGH, the DQs will open. If OE# is brought back LOW (CAS# still LOW), the DQs will provide the previously read data.
- 24. LATE WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE# is taken back LOW while CAS# remains LOW, the DQs will remain open.
- 25. Column address changed once each cycle.
- 26. Vih overshoot: Vih (MAX) = Vcc + 2V for a pulse width \leq 10ns, and the pulse width cannot be greater than one third of the cycle rate. Vil undershoot: Vil (MIN) = -2V for a pulse width \leq 10ns, and the pulse width cannot be greater than one third of the cycle rate.
- 27. NC pins are assumed to be left floating and are not tested for leakage.



READ CYCLE




	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
tCLZ	0		0		ns
^t CRP	5		5		ns
^t CSH	38		45		ns
tOD	0	12	0	15	ns
^t OE		12		15	ns

	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OFF	0	12	0	15	ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RC	84		104		ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
^t RSH	13		15		ns

NOTE: 1. [†]OFF is referenced from rising edge of RAS# or CAS#, whichever occurs last.



EARLY WRITE CYCLE




	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ACH	12		15		ns
^t AR	38		45		ns
tASC	0		0		ns
^t ASR	0		0		ns
tCAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t CWL	8		15		ns
^t DH	8		10		ns
^t DS	0		0		ns
^t RAD	9		12		ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RC	84		104		ns
tRCD	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWL	13		15		ns
tWCH	8		10		ns
tWCR	38		45		ns
tWCS	0		0		ns
^t WP	5		5		ns



READ WRITE CYCLE(LATE WRITE and READ-MODIFY-WRITE cycles)




	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t AWD	42		49		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CRP	5		5		ns
^t CSH	38		45		ns
tCWD	28		35		ns
^t CWL	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns

		-5		·6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tOD	0	12	0	15	ns
^t OE		12		15	ns
^t OEH	8		10		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RCD	11		14		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
tRWC	116		140		ns
^t RWD	67		79		ns
^t RWL	13		15		ns
^t WP	5		5		ns



EDO-PAGE-MODE READ CYCLE




	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
tCAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
tCLZ	0		0		ns
tCOH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
tCRP	5		5		ns
tCSH	38		45		ns
tOD	0	12	0	15	ns
^t OE		12		15	ns

		·5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OEHC	5		10		ns
^t OEP	5		5		ns
^t OES	4		5		ns
^t OFF	0	12	0	15	ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
tRCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RRH	0		0		ns
^t RSH	13		15		ns



EDO-PAGE-MODE EARLY WRITE CYCLE




	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ACH	12		15		ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CP	8		10		ns
^t CRP	5		5		ns
^t CSH	38		45		ns
^t CWL	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t PC	20		25		ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWL	13		15		ns
tWCH	8		10		ns
^t WCR	38		45		ns
tWCS	0		0		ns
^t WP	5		5		ns



EDO-PAGE-MODE READ-WRITE CYCLE

(LATE WRITE and READ-MODIFY-WRITE cycles)



		-5		-6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t AWD	42		49		ns
^t CAC		13		15	ns
tCAH	8		10		ns
tCAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
^t CSH	38		45		ns
tCWD	28		35		ns
^t CWL	8		10		ns
^t DH	8		10		ns
^t DS	0		0		ns


	-!	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tOD	0	12	0	15	ns
^t OE		12		15	ns
^t OEH	8		12		ns
^t PC	20		25		ns
^t PRWC	47		56		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
^t RWD	67		79		ns
^t RWL	13		15		ns
^t WP	5		5		ns

NOTE: 1. ^tPC is for LATE WRITE cycles only.



EDO-PAGE-MODE READ EARLY WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



DON'T CARE


W UNDEFINED

	-	5	-	6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t ACH	12		15		ns
^t AR	38		45		ns
† A SC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
^t CAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t COH	3		3		ns
^t CP	8		10		ns
^t CPA		28		35	ns
^t CRP	5		5		ns
tCSH	38		45		ns
^t DH	8		10		ns
^t DS	0		0		ns

	-!	5	-(6	
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OE		12		15	ns
^t PC	20		25		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RASP	50	125,000	60	125,000	ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
^t RP	30		40		ns
^t RSH	13		15		ns
tWCH	8		10		ns
tWCS	0		0		ns
^t WHZ	0	12	0	15	ns



READ CYCLE (with WE#-controlled disable)




	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
tCAH	8		10		ns
^t CAS	8	10,000	10	10,000	ns
^t CLZ	0		0		ns
^t CP	8		10		ns
tCRP	5		5		ns
tCSH	38		45		ns

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tOD	0	12	0	15	ns
^t OE		12		15	ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RCD	11		14		ns
^t RCH	0		0		ns
^t RCS	0		0		ns
tWHZ		12		15	ns
^t WPZ	10		10		ns




RAS#-ONLY REFRESH CYCLE

(OE# and WE# = DON'T CARE)



CBR REFRESH CYCLE

(Addresses and OE# = DON'T CARE)



	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t ASR	0		0		ns
tCHR	8		10		ns
^t CP	8		10		ns
^t CRP	5		5		ns
^t CSR	5		5		ns
tRAH	9		10		ns


	-5				
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RAS	50	10,000	60	10,000	ns
^t RC	84		104		ns
^t RP	30		40		ns
^t RPC	5		5		ns
^t WRH	8		10		ns
^t WRP	8		10		ns

NOTE: 1. End of first CBR REFRESH cycle.



HIDDEN REFRESH CYCLE ¹

(WE# = HIGH; OE# = LOW)



TIMING PARAMETERS

	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		25		30	ns
^t AR	38		45		ns
^t ASC	0		0		ns
^t ASR	0		0		ns
^t CAC		13		15	ns
tCAH	8		10		ns
^t CHR	8		10		ns
^t CLZ	0		0		ns
^t CRP	5		5		ns
tOD	0	12	0	15	ns


	-5		-6		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t OE		12		15	ns
^t OFF	0	12	0	15	ns
^t ORD	0		0		ns
^t RAC		50		60	ns
^t RAD	9		12		ns
^t RAH	9		10		ns
^t RAS	50	10,000	60	10,000	ns
^t RCD	11		14		ns
^t RP	30		40		ns
^t RSH	13		15		ns

NOTE: 1. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.



SELF REFRESH CYCLE

(Addresses and OE# = DON'T CARE)



TIMING PARAMETERS


	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t CHD	15		15		ns
^t CP	8		10		ns
^t CSR	5		5		ns
tRASS	100		100		μs
^t RP	30		40		ns


	-5		-		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t RPC	5		5		ns
^t RPS	90		105		ns
tWRH	8		10		ns
^t WRP	8		10		ns

NOTE: 1. Once ^tRASS (MIN) is met and RAS# remains LOW, the DRAM will enter self refresh mode.
 2. Once ^tRPS is satisfied, a complete burst of all rows should be executed if RAS#-only or burst CBR refresh



32-PIN PLASTIC SOJ (400 mil)






NOTE: 1. All dimensions in inches (millimeters) $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



32-PIN PLASTIC TSOP (400 mil)



NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .25mm per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992
Micron is a registered trademark of Micron Technology, Inc.