

# DATA SHEET

**74F219A**

64-bit TTL bipolar RAM, non-inverting  
(3-State)

Product specification  
IC15 Data Handbook

1996 Jan 05

## 64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A

## FEATURES

- High speed performance
- Replaces 74F219
- Address access time: 8ns max vs 28ns for 74F219
- Power dissipation: 4.3mW/bit typ
- Schottky clamp TTL
- One chip enable
- Non-Inverting outputs (for inverting outputs see 74F189A)
- 3-state outputs
- 74F219A in 150 mil wide SO is preferred options for new designs
- C3F219A in 300 mil wide SOL replaces 74F219 in existing designs


## DESCRIPTION

The 74F219A is a high speed, 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on chip. The outputs are in high impedance state whenever the chip enable ( $\overline{CE}$ ) is high. The outputs are active only in the READ mode ( $\overline{WE}$  = high) and the output data is the complement of the stored data.

## APPLICATIONS

- Scratch pad memory
- Buffer memory
- Push down stacks
- Control store

## PIN CONFIGURATION



TYPE	TYPICAL ACCESS TIME	TYPICAL SUPPLY CURRENT(TOTAL)
74F219A	5.0ns	55mA

## ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^\circ C$ to $+70^\circ C$	
16-pin plastic Dual In-line Package	N74F219AN	SOT38-4
16-pin plastic Small Outline (150mil)	N74F219AD	SOT109-1
16-pin plastic Small Outline Large (300mil)	C3F219AD	SOT162-1

## INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/1.0	20 $\mu$ A/0.6mA
A0 – A3	Address inputs	1.0/1.0	20 $\mu$ A/0.6mA
$\overline{CE}$	Chip enable input (active low)	1.0/2.0	20 $\mu$ A/1.2mA
$\overline{WE}$	Write enable input (active low)	1.0/2.0	20 $\mu$ A/1.2mA
Q0 – Q3	Data outputs	150/40	3mA/24mA

NOTE: One (1.0) FAST unit load is defined as: 20 $\mu$ A in the high state and 0.6mA in the low state.


## 64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A


## LOGIC SYMBOL



## IEC/IEEE SYMBOL



## LOGIC DIAGRAM



## FUNCTION TABLE

INPUTS			OUTPUT	OPERATING MODE
CE	WE	D <sub>n</sub>	Q <sub>n</sub>	
L	H	X	Stored data	Read
L	L	L	High impedance	Write "0"
L	L	H	High impedance	Write "1"
H	X	X	High impedance	Disable input

## NOTES:

H = High voltage level  
 L = Low voltage level  
 X = Don't care

## 64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	-0.5 to +7.0	V
$V_{IN}$	Input voltage	-0.5 to +7.0	V
$I_{IN}$	Input current	-30 to +5	mA
$V_{OUT}$	Voltage applied to output in high output state	-0.5 to $V_{CC}$	V
$I_{OUT}$	Current applied to output in low output state	48	mA
$T_{amb}$	Operating free-air temperature range	0 to +70	°C
$T_{stg}$	Storage temperature range	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-3	mA
$I_{OL}$	Low-level output current			24	mA
$T_{amb}$	Operating free-air temperature range	0		+70	°C

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>		LIMITS		UNIT
		MIN	TYP <sup>2</sup>	MAX		
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$	2.4		V
		$V_{IH} = \text{MIN}$ , $I_{OH} = \text{MAX}$	$\pm 5\%V_{CC}$	2.7	3.4	
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.35	V
		$V_{IH} = \text{MIN}$ , $I_{OL} = \text{MAX}$	$\pm 5\%V_{CC}$		0.35	
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = I_{IK}$			-0.73	-1.2
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 7.0V$				100
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7V$				20
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5V$			-0.6	mA
		$\overline{CE}, \overline{WE}$				-1.2
$I_{OZH}$	Offset output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $V_I = 2.7V$				50
$I_{OZL}$	Offset output current, low-level voltage applied	$V_{CC} = \text{MAX}$ , $V_I = 0.5V$				-50
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{MAX}$		-60		-150
$I_{CC}$	Supply current (total)	$V_{CC} = \text{MAX}$ , $\overline{CE} = \overline{WE} = \text{GND}$			55	80
$C_{IN}$	Input capacitance	$V_{CC} = 5V$ , $V_{IN} = 2.0V$			4	pF
$C_{OUT}$	Output capacitance	$V_{CC} = 5V$ , $V_{OUT} = 2.0V$			7	pF

## NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

## 64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			
			MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Access time An to Qn	Propagation delay An to Qn	Waveform 1	2.5 2.0	5.0 4.5	8.0 8.0	2.5 2.0	8.0 8.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>				1.5 2.5	3.0 4.0	6.0 7.0	1.5 2.0	7.0 7.5	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable time CE to Qn		Waveform 3	2.5 1.5	4.5 3.0	7.0 5.5	2.0 1.0	8.0 6.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Write recovery time	Enable time WE to Qn	Waveform 4	2.0 3.0	3.5 4.5	6.5 7.5	1.5 2.5	7.0 8.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable time WE to Qn		Waveform 4	3.0 1.5	5.0 3.5	8.0 6.0	2.5 1.5	9.0 7.0	ns


## AC SETUP REQUIREMENT

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			
			MIN	TYP	MAX	MIN	MAX		
t <sub>su(H)</sub> t <sub>su(L)</sub>	Setup time, high or low An to WE	Waveform 4	4.5 4.5			5.0 5.0		ns	
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold time, high or low An to WE	Waveform 4	0 0			0 0		ns	
t <sub>su(H)</sub> t <sub>su(L)</sub>	Setup time, high or low Dn to WE	Waveform 4	8.0 7.5			9.0 8.5		ns	
t <sub>h(H)</sub> t <sub>h(L)</sub>	Hold time, high or low Dn to WE	Waveform 4	0 0			0 0		ns	
t <sub>su(L)</sub>	Setup time, low CE (falling edge) to WE (falling edge)	Waveform 4	0			0		ns	
t <sub>h(L)</sub>	Hold time, low WE (falling edge) to WE (rising edge)	Waveform 4	6.5			7.5		ns	
t <sub>w(L)</sub>	Pulse width, low WE	Waveform 4	7.0			8.0		ns	

## 64-bit TTL bipolar RAM, non-inverting (3-State)


74F219A

## AC WAVEFORMS FOR READ CYCLES

For all waveforms,  $V_M = 1.5V$ .


SP000310

Waveform 1. Read cycle, address access time



SP000311

Waveform 2. Read cycle, chip enable access time




SP000312

Waveform 3. Read cycle, chip disable time

## 64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A



## AC WAVEFORMS FOR WRITE CYCLE

NOTE: For all waveforms,  $V_M = 1.5V$ .

SP000313

Waveform 4. Write cycle

## TEST CIRCUIT AND WAVEFORM



## DEFINITIONS:

 $R_L$  = Load resistor;

see AC ELECTRICAL CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance;

see AC ELECTRICAL CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

family	INPUT PULSE REQUIREMENTS					
	amplitude	$V_M$	rep. rate	$t_w$	$t_{TLH}$	$t_{THL}$
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns


SF00006

## 64-Bit TTL bipolar RAM, non-inverting (3-State)

74F219A

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

## Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19

## 64-Bit TTL bipolar RAM, non-inverting (3-State)

74F219A

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

## Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT109-1	076E07S	MS-012AC				95-01-23 97-05-22

## 64-Bit TTL bipolar RAM, non-inverting (3-State)

74F219A

SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	2.65 0.10	0.30 2.25	2.45	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10 0.004	0.012 0.089	0.096	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

## Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT162-1	075E03	MS-013AA			-95-01-24 97-05-22

64-Bit TTL bipolar RAM, non-inverting (3-State)

74F219A

---

**NOTES**

64-bit TTL bipolar RAM, non-inverting (3-State)

74F219A

---

## DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

**Philips Semiconductors**  
**811 East Arques Avenue**  
**P.O. Box 3409**  
**Sunnyvale, California 94088-3409**  
**Telephone 800-234-7381**

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.  
 © Copyright Philips Electronics North America Corporation 1996  
 All rights reserved. Printed in U.S.A.

(print code)

Date of release: July 1994

Document order number:

9397-750-05098