### TC7WH123FU/FK

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC7WH123FU, TC7WH123FK

### MONOSTABLE MULTIVIBRATOR

The TC74WH123 is high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C<sup>2</sup>MOS technology.

There are two trigger inputs, A input (Negative edge), and B input (Positive edge). These inputs are valid for a slow rise/fall time signal (tr = tf = 1 sec.) as they are schmitt trigger inputs. This device may also be triggered by using **CLR** input (Positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (Rx, Cx). A low level at the CLR input breaks this state.

Limits for Cx and Rx are :

External capacitor, Cx ...... No limit

External resistor, Rx  $\cdots$  V<sub>CC</sub> = 2.0V more than 5k $\Omega$  $V_{CC} \ge 3.0V$  more than  $1k\Omega$ 

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.



#### **FEATURES**

f.dzsc.com

- High Speed ......tpd = 8.1ns (Typ.) at V<sub>CC</sub> = 5V
- Low Power Dissipation

  - Active State  $\dots I_{CC} = 600 \mu A$  (Max.) at  $V_{CC} = 5V$
  - High Noise Immunity  $\cdots \cdots \vee V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Power Down Protection is provided on all inputs.
- Balanced Propagation Delays ..... tpLH=tpHL
- Wide Operation Voltage Range  $\sim V_{CC}$  (opr) = 2~5.5V

980508EBA2

980508EBA TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook. The products described in this document are subject to foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.

#### MARKING



#### PIN ASSIGNMENT (TOP VIEW)



#### TRUTH TABLE

INPUTS			OUTPUTS	NOTE			
Ā	В	CLR	Q	NOTE			
┍╺┙	Н	Н	Л	OUTPUT ENABLE			
×	L	Н	L	INHIBIT			
Н	×	Н	L	INHIBIT			
L	ſ	Н	Л	OUTPUT ENABLE			
L	Н		Л	OUTPUT ENABLE			
×	×	L	L	RESET			

#### LOGIC DIAGRAM



x : Don't Care

#### **BLOCK DIAGRAM**



(Note 1) Cx, Rx, Dx are external

Capacitor, Resistor, and Diode, respectively.

(Note 2) External clamping diode, Dx;

The external capacitor is charged to  $V_{CC}$  level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off, Cx is discharges mainly through the internal (parasitic) diode. If Cx is sufficiently large and  $V_{CC}$  drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and  $V_{CC}$  drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is  $\pm 20$ mA. In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

 $t_r \ge (V_{CC} - 0.7) \cdot C_x / 20 mA$ 

(t\_r is the time between the supply voltage turn off and the supply voltage reaching 0.4  $V_{\mbox{CC}}.\,)$ 

In the even a system does not satisfy the above condition, an external clamping diode (Dx) is needed to protect the IC from rush current.

#### FUNCTIONAL DESCRIPTION

#### (1) Stand-by State

The external capacitor (Cx) is fully charged to  $V_{CC}$  in the stand-by state. That means, before triggering, the  $Q_P$  and  $Q_N$  transistors which are connected to the Rx/Cx node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

#### (2) Trigger operation

Trigger operation is effective in any of the following three cases. First, the condition where the  $\overline{A}$  input is low, and the B input has a rising signal; second, where the B input is high, and the  $\overline{A}$  input has a falling signal; and third, where the  $\overline{A}$  input is low and the B input is high, and the CLR input has a rising signal.

After a trigger becomes effective, comparators C1 and C2 start operating, and  $Q_N$  is turned on. The external capacitor discharges through  $Q_N$ . The voltage level at the Rx/Cx node drops. If the Rx/Cx voltage level falls to the internal reference voltage Vref L, the output of C1 becomes low. The flip-flop is then reset and  $Q_N$  turns off. At that moment C1 stops but C2 continues operating.

After  $Q_N$  turns off, the voltage at the Rx/Cx node starts rising at a rate determined by the time constant of external capacitor Cx and resistor Rx.

Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of Rx/Cx changes from falling to rising. When Rx/Cx reaches the internal reference voltage Vref H, the output of C2 becomes low, the output Q goes low and C2 stops its operation. That means, after triggering, when the voltage level of the Rx/Cx rode reaches Vref H, the IC returns to its MONOSTABLE state.

With large values of Cx and Rx, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, tw (OUT), is as follows :

tw (OUT) = 1.0 Cx Rx

(3) Retrigger operation

When a new trigger is applied to either input  $\overline{A}$  or B while in the MONOSTABLE state, it is effective only if the IC is charging Cx. The voltage level of the Rx/Cx node then falls to VrefL level again. Therefore the Q output stays high if the next trigger comes in before the time period set by Cx and Rx.

If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (Min.), depends on V<sub>CC</sub> and Cx.

(4) Reset operation

In normal operation, the  $\overline{\text{CLR}}$  input is held high. If  $\overline{\text{CLR}}$  is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, Qp turns on and Cx is charged rapidly to V<sub>CC</sub>.

This means if  $\overline{\text{CLR}}$  is set low, the IC goes into a wait state.

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage Range	Vcc	-0.5~7	V
DC Input Voltage	VIN	- 0.5~7	V
DC Output Voltage	Vout	-0.5~V <sub>CC</sub> +0.5	V
Input Diode Current	ЧК	- 20	mA
Output Diode Current	lок	± 20	mA
DC Output Current	ΙΟυτ	± 25	mA
DC V <sub>CC</sub> /Ground Current	lcc	± 50	mA
Power Discipation	D-	300 (SM8)	mW
Power Dissipation	PD	200 (US8)	
Storage Temperature	T <sub>stg</sub>	- 65~150	°C
Lead Temperature (10 s)	ТL	260	°C

#### **MAXIMUM RATINGS** (Ta = $25^{\circ}$ C)

#### **RECOMMENDED OPERATING CONDITIONS**

CHARACTERISTIC	SYMBOL	RATING	UNIT		
Supply Voltage	Vcc	2~5.5	V		
Input Voltage	VIN	0~5.5	V		
Output Voltage	VOUT	0~V <sub>CC</sub>	V		
Operating Temperature	T <sub>opr</sub>	- 40~85	°C		
Input Rise and Fall Time	dt/dv	$0 \sim 100 (V_{CC} = 3.3 \pm 0.3 V)$	ns / V		
Input Rise and Fail Time		$0 \sim 20 (V_{CC} = 5 \pm 0.5V)$			
External Capacitor	Сх	No Limitation*	F		
External Resistor	Rx	≧5k (V <sub>CC</sub> = 2.0V)*	Ω		
		≧1k (V <sub>CC</sub> ≧3.0V)*	77		

\* The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of TC74VHC123A/221A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for  $Rx > 1M\Omega$ .

#### DC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC		SYM-	TEST CONDITION		Vcc	1	۲a = 25°	2	Ta = −40~85°C		UNIT
СПАКАС	TERISTIC.	BOL			(V)	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
Input					2.0	1.5	_	—	1.5	—	
	"H" Level	VIH			3.0~ 5.5	V <sub>CC</sub> ×0.7	_	_	V <sub>CC</sub> ×0.7	_	
Voltage					2.0	_	_	0.5	_	0.5	V
	"L" Level	VIL			3.0~ 5.5		_	V <sub>CC</sub> ×0.3	_	V <sub>CC</sub> × 0.3	
					2.0	1.9	2.0	—	1.9	—	
			VIN	l <sub>OH</sub> = -50μA	3.0	2.9	3.0	—	2.9	—	
	"H" Level	VOH	$= V_{IH}$ or V <sub>IL</sub> $I_{OH} = -4mA$ $I_{OH} = -8mA$	4.5	4.4	4.5	—	4.4	—		
				$I_{OH} = -4mA$	3.0	2.58	_	_	2.48	—	
Output				I <sub>OH</sub> = - 8mA	4.5	3.94	_	—	3.80	—	V
Voltage	″L" Level	el Vol	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	$I_{OL} = 50 \mu A$ $I_{OL} = 4mA$	2.0		0	0.1	—	0.1	
					3.0		0	0.1	—	0.1	
					4.5		0	0.1	—	0.1	
					3.0		—	0.36	—	0.44	
					I <sub>OL</sub> = 8mA	4.5		_	0.36	—	0.44
Control Inp	Control Input Current		V <sub>IN</sub> = 5.5V or GND		0~ 5.5	—	_	±0.1	_	± 1.0	μΑ
Rx/Cx Terminal Off-State Current		IIN	V <sub>IN</sub> = V <sub>CC</sub> or GND		5.5	_	_	±0.25	_	±0.25	μΑ
		<sup>I</sup> CC	V <sub>IN</sub> = V	CC or GND	5.5	_	—	2.0	—	20.0	
Quiescent S	Quiescent Supply				3.0	—	160	250		280	
Current		<sup>I</sup> cc		CC or GND	4.5	_	380	500		650	μA
			$ CC  Rx / Cx = 0.5V_{CC}$		5.5	_	560	750	_	975	

### **TIMING REQUIREMENTS** (Input $t_r = t_f = 3ns$ )

CHARACTERISTIC	SYMBOL	TEST	Ta = 2		25°C	Ta = −40~85°C	UNIT	
CHARACTERISTIC		CONDITION	V <sub>CC</sub> (V)	TYP.	LIMIT	LIMIT	UNIT	
Minimum Pulse Width	<sup>t</sup> w (L)		3.3 ± 0.3		5.0	5.0	20	
winning Fulse width	t <sub>w</sub> (H)		5.0 ± 0.5	_	5.0	5.0	ns	
Minimum Clear Width	+ (1)		3.3 ± 0.3	—	5.0	5.0	ns	
(CLR)	<sup>t</sup> w (L)		5.0 ± 0.5	—	5.0	5.0	115	
		$Rx = 1k\Omega$	3.3±0.3	60		—		
Minimum Retrigger	t <sub>rr</sub>	Cx = 100pF	5.0 ± 0.5	39		—	ns	
Time		$Rx = 1k\Omega$	3.3 ± 0.3	1.5		—		
		Cx = 0.01μF	5.0 ± 0.5	1.2		—	μs	

#### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3ns$ )

	SYM-	TEST CONDITION		N	7	۲a = 25°	2	Ta =4	UNIT	
PARAMETER	BOL			CL (pF)	MIN.	TYP.	MAX.	MIN.	MAX.	
			3.3±0.3	15	_	13.4	20.6	1.0	24.0	
Propagation Delay	<sup>t</sup> pLH	5.5 ± 0.5	50	-	15.9	24.1	1.0	27.5		
Time (A, B-Q)	<sup>t</sup> pHL		5.0 ± 0.5	15		8.1	12.0	1.0	14.0	
	фнг		J.0 ± 0.J	50	I	9.6	14.0	1.0	16.0	
Propagation Delay			3.3±0.3	15	l	14.5	22.4	1.0	26.0	
Time	<sup>t</sup> pLH		5.5 ± 0.5	50	I	17.0	25.9	1.0	29.5	
(CLR trigger-Q)	<sup>t</sup> pHL		5.0 ± 0.5	15		8.7	12.9	1.0	15.0	ns
	ърпг		5.0 ± 0.5	50	I	10.2	14.9	1.0	17.0	115
	<sup>t</sup> pLH tpHL		3.3±0.3	15		10.3	15.8	1.0	18.5	
Propagation Delay			5.5 ± 0.5	50	I	12.8	19.3	1.0	22.0	
Time (CLR-Q)			5.0±0.5	15		6.3	9.4	1.0	11.0	
				50		7.8	11.4	1.0	13.0	
	<sup>t</sup> wout	Cx = 28pF	$ \begin{array}{r} 3.3 \pm 0.3 \\ 5.0 \pm 0.5 \\ 3.3 \pm 0.3 \\ \end{array} $	50	_	160	240	—	300	
		$Rx = 2k\Omega$		50		133	200	—	240	
Output Pulse Width		$Cx = 0.01 \mu F$		50	90	100	110	90	110	
		$Rx = 10k\Omega$	5.0±0.5	50	90	100	110	90	110	$\mu$ s
		<b>Cx</b> = 0.1μF	3.3±0.3	50	0.9	1.0	1.1	0.9	1.1	ms
		$Rx = 10k\Omega$	5.0±0.5	50	0.9	1.0	1.1	0.9	1.1	1115
Input Capacitance	CIN					4	10	—	10	pF
Power Dissipation Capacitance	C <sub>PD</sub>	(N	lote 1)		_	73	_	_	_	рг

(Note 1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation :  $I_{CC} (opr) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot Duty / 100 + I_{CC} / 2 (per circuit) (I_{CC}' : Active Supply Current) (Duty : %)$ 

IEC LOGIC SYMBOL



Timing Chart



Unit : mm

#### OUTLINE DRAWING SSOP8-P-0.65



Weight : 0.02g (Typ.)

Unit : mm

#### OUTLINE DRAWING SSOP8-P-0.50A





Weight : 0.01g (Typ.)