Ordering number: EN*4852B

CMOS LSI



LC89512W

CD-ROM Error Correction LSI with Built-In SCSI Interface

Preliminary

Overview

The LC89512W integrates a real-time error correction circuit and a SCSI interface in a single chip.

Functions

• CD-ROM error correction function, subcode readout function, SCSI interface


Features

- Support for double-speed drives at an operating frequency of 16.9344 MHz Either SRAM (120 ns), DRAM (80 ns) or pseudo SRAM (85 ns) can be used.
- Support for quad-speed drives at an operating frequency of 33.8688 MHz SRAM (70 ns) must be used.
- Built-in SCSI interface with built-in 48 mA sink buffer (Only the TARGET function is supported.)
- Built-in 12-byte output FIFO for sub-CPU to host computer data transmission
- Built-in 12-byte input FIFO for host computer to sub-CPU data transmission
- Subcode data can be written to buffer RAM and the sub-CPU can read the subcode values by connecting the LC89512 to the CD-DSP subcode pin.
- Sub-CPU access of buffer RAM through the LC89512
- Built-in function for buffer RAM internal data transfer
- Pseudo-SRAM (128-kword × 8-bit and smaller) can be
- DRAM (two 256-kword × 4-bit chips or two 1-Mword × 4-bit chips) can be used.
- · Transfer speeds:
 - 2.8 MB/second (asynchronous mode) (for CD-ROM decode only operation)
 - 4.2 MB/second (synchronous mode) (CD-ROM decode operation is not supported in synchronous mode) Both of these transfer modes use a 16.9344 MHz clock. (The transfer speed depends on the frequency used.)
- Operating frequencies: 16.9344 MHz (up to double speed), 33.8688 (quad speed)

Package Dimensions


unit: mm

3181A-SQFP100





Block Diagram



LC89512W

Pin Functions

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

			rype. I. Input pin, O. Output pin, B. Bidirectional pin, F. Fower supply pin, No. No connection pin					
Pin No.	Pin	Туре	Function					
1	DB7	В	SCSI connection					
2	V _{SS} 1	Р						
3	DBP	В	SCSI connection					
4	ĀTN	В	SCSI connection					
5	V _{SS} 1	Р						
6	BSY	В	SCSI connection					
7	ACK	В	SCSI connection					
8	V _{SS} 1	Р						
9	RST	В	SCSI connection					
10	MSG	В	SCSI connection					
11	V _{SS} 1	Р						
12	SEL	В	SCSI connection					
13	C/D	В	SCSI connection					
14	V _{SS} 1	Р						
15	REQ	В	SCSI connection					
16	I/O	В	SCSI connection					
17	V _{SS} 0	P						
18	I _O 0	В						
19	I _O 1	В						
20	I _O 2	В						
21	l ₀ 3	В	Data buffer RAM data signals					
22		В	These pins have built-in pull-up resistors.					
23	I _O 4	В	These pins have built-in pull-up resistors.					
24	I _O 5	В						
	I _O 6							
25	I _O 7	В	COCI black intermediate was taken all autout (act union a sprinter)					
26	ĪNT1	0	SCSI block interrupt request signal output (set using a register)					
27	V _{SS} 0	Р						
28	V _{SS} 0	Р						
29	D0	В						
30	D1	В						
31	D2	В						
32	D3	В	Microprocessor data signals These pins have built-in pull-up resistors.					
33	D4	В						
34	D5	В						
35	D6	В						
36	D7	В						
37	ĪNT0	0	Microprocessor interrupt request signal output					
38	XTALCK	I	Crystal oscillator circuit input					
39	XTAL	0	Crystal oscillator circuit output					
40	V _{SS} 0	P						
41	V _{DD}	Р						
42	RA0	0						
43	RA1	0						
44	RA2	0						
45	RA3	0						
46	RA4	0						
47	RA5	0						
48	RA6	0	Data buffer RAM address signal outputs					
49	RA7	0	- Data batter twith address signal outputs					
50	RA8	0						
51	RA9	0						
52	RA10	0						
53	RA11	0						

LC89512W

Continued from preceding page.

Pin No.	Pin	Туре	Function							
54	RA12	0								
55	RA13	0								
56	RA14	0								
57	RA15	0	Data buffer RAM address signal outputs							
58	RA16	0								
59	RA17	0								
60	V _{DD}	P								
61	V _{SS} 0	P								
62	RESET	ı	Reset							
63	TEST1	ı								
64	TEST2	ı	Test inputs. These pins should be tied low in normal operation.							
65	TEST3	ı	, · · · · · · · · · · · · · · · · · · ·							
66	WFCK	ı								
67	SBSO	i	Subcode I/O							
68	SCOR	i								
69	SDATA	i	Serial data input							
70	BCK	ı	Serial data input clock							
71	LRCK	ı	44.1 kHz strobe signal input							
72	C2PO	ı	C2 pointer input							
73	RD	ı	Microprocessor data read signal input							
74	WR	ı	Microprocessor data write signal input							
75	CS	ı	Chip select signal input (from the microprocessor)							
76	RS	ı	Register selection signal input							
77	V _{SS} 0	P								
78	SWAIT	0	Sub-CPU wait signal							
79	EXCK	0	Sub code I/O							
80	MCK	0	Crystal oscillator frequency output							
81	TEST0	ı	Test inputs. These pins should be tied low in normal operation							
82	RCS	0	RAM chip select							
83	RWE	0	RAM data write signal output							
84	ROE	0	RAM data read signal output							
85	<u> </u>	NC	10 11 11							
86		NC								
87		NC								
88		NC								
89	V _{DD}	Р								
90	V _{SS} 1	Р								
91	DB0	В	SCSI connection							
92	DB1	В	SCSI connection							
93	V _{SS} 1	Р								
94	DB2	В	SCSI connection							
95	DB3	В	SCSI connection							
96	V _{SS} 1	Р								
97	DB4	В	SCSI connection							
98	DB5	В	SCSI connection							
99	V _{SS} 1	Р								
100	DB6	В	SCSI connection							
			I the state of the							

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin Note: 1. NC must be left open. Do not connect any signals to these pins.

2. V_{SS}0 is the logic system ground and V_{SS}1 is the SCSI interface ground. (from the standard cell version)

Specifications

Absolute Maximum Ratings at $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	V _I V _O	Ta = 25°C	–0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering thermal stress limit (pins only)		10 seconds	260	°C

Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Input voltage range	V _{IN}		0		V _{DD}	V

DC Characteristics at Ta = –30 to +70 $^{\circ}C,\,V_{SS}$ = 0 V, V_{DD} = 4.5 to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V _{IH} 1	All input pine other than (1) (2) and VTALCK	2.2			V
Input low level voltage	V _{IL} 1	All input pins other than (1), (3), and XTALCK			0.8	V
Input high level voltage	t high level voltage V _{IH} 2 RESET, I _O 0 to I _O 7, D0 to D7, RD, CS, WR, WFCK,		2.5			V
Input low level voltage	V _{IL} 2	SBSO and SCOR(1)			0.6	V
Input high level voltage	ACK, ATN and the input pins (3)		2.0			V
Input low level voltage					0.8	V
Output high level voltage	V _{OH} 1	I_{OH} 1 = -3 mA: I_{O} 0 to I_{O} 7, D0 to D7 and all output pins other than (2), (3) and XTALCK	2.4			V
Output low level voltage	V _{OL} 1	$I_{OL}1 = 3$ mA: $I_{O}0$ to $I_{O}7$, D0 to D7 and all output pins other than (2), (3) and XTALCK			0.4	V
Output low level voltage	V _{OL} 2	I _{OL} 2 = 3 mA: INT1 and INT0 (pull-up resistor open drain) (2)			0.4	V
Output low level voltage	V _{OL} 3	$I_{OL}3 = 48 \text{ mA}: \overline{DB0} \text{ to } \overline{DB7}, \overline{DBP}, \overline{BSY}, I/O, \overline{MSG}, \overline{SEL}, \overline{RST}, \overline{REQ}, C/D (2)$			0.4	V
Input leakage current	IL	$V_I = V_{SS}$, V_{DD} : All input pins	-25		+25	μA
Pull-up resistance	R _{UP}	I _O 0 to I _O 7, D0 to D7, $\overline{\text{INT1}}$ and $\overline{\text{INT0}}$	40	80	160	kΩ

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.