**CMOS LSI** 



No. Ж 4854A

LC89517K

# Built-in Subcode Interface CD-ROM/CD-I Error Correction LSI

# **Preliminary**

#### Overview

The LC89517K is a CD-ROM/CD-I error correction LSI that integrates the functions provided by the improved version of the LC89515 and a sub-code function in a single chip. The improved version of the LC89515 additionally supports double speed operation.


#### **Features**

- Support for double speed operation (selectable by setting an internal register) at an operating frequency of 16.9344 MHz
- Built-in 12-byte FIFO for transfers from the system microcontroller to the host computer
- Built-in 12-byte FIFO for transfers from the host computer to the system microcontroller
- Direct connection to the LC8955 (an ADPCM decoder LSI) and the LC8953 (a 68000 CPU peripheral interface LSI)
- Sub-code data can be written to buffer RAM simply by connecting the CD DSP sub-code pin. This allows the system microcontroller to read the sub-code values.
- The system microcontroller can access buffer RAM through the LC89517K.
- Pseudo-SRAM support (An interface circuit is built in.)

# Package Dimensions


unit: mm

3151-QIP100E (FLP100)



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

## Pin Assignment



## LC89517K

#### Pin Functions

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: Unconnected pin

Pin No.	Pin	Туре	Function
1	RA9	0	
2	RA10	0	·
3	RA11	0	
4	RA12	0	Data buffer RAM address signal outputs
5	RA13	0	Same series and
6	RA14	0	
7	RA15	0	
8		P	
9	V <sub>SS</sub>	В	Data buffer RAM data signals
			<del>-</del>
10	IO1	В	These pins have built-in pull-up resistors.
11	102	В	
12	103	В	
13	104	В	
14	105	В	
15	106	В	Data buffer RAM data signals
16	107	В	These pins have built-in pull-up resistors.
17	V <sub>DD</sub>	Р	
18	V <sub>SS</sub>	Р	
19	HD0	В	, , , , , , , , , , , , , , , , , , , ,
20	HD1	В	Host data signals
21	HD2	В	These pins have built-in pull-up resistors.
22	HD3	В	
23	V <sub>SS</sub>	Р	
24	HD4	В	
25	HD5	В	Host data signals
26	HD6	В	These pins have built-in pull-up resistors
27	HD7	8	
28	V <sub>SS</sub>	Р	
29	HDE	0	Host erasure flag output (Connect to V <sub>DD</sub> if unused.)
30	V <sub>SS</sub>	Р	000 /
31	V <sub>SS</sub>	P	
32	- 33	NC	
33		NC	
34		NC	
35		NC	
36	ERA	В	Data buffer RAM erasure flag signal (Connect to V <sub>SS</sub> if unused.)
37	ENABLE	I	Chip select signal input (from host computer)
38	CMD	1	Host command/data selection signal
39	RAMSL	<u>'</u>	DRAWSRAM switch
			DUMINADUM PARIECI
40	V <sub>SS</sub>	P	
41	V <sub>DD</sub>	P	
42	HWR	1	Host data write signal input
43	HRD	ţ	Host data read signal input
44	WAIT	0	Wait signal output (to host). This pin can be switched to function as the DRQ signal.
45	DTEN	0	Data enable signal output
46	STEN	0	Status enable signal output
47	EOP	0	End of process signal output. Used during DMA transfers.
48		NC	
49		NC	
50	SELDRQ	_	Selects the mode for data transfers to the host.
50	SELUHQ	<u> </u>	Selects the mode for data transfers to the host.

#### LC89517K

## Continued from preceding page.

Pin	Type	Function				
RD	I	Microcontroller data read signal input				
WR	i	Microcontroller data write signal input				
CS	ı	Chip select signal input (from microcontroller)				
RS	ı	Register selection signal				
V <sub>OD</sub>	Р					
	Р					
D0	В	41				
D1	В					
D2	В					
D3	В	Microcontroller data signals.				
D4	В	These pins have built-in pull-up resistors.				
<del></del>						
	+ -	Interrupt request signal output (to the microcontroller)				
INT	0	This pin is an open drain output with a built-in pull-up resistor.				
SWAIT	0	System microcontroller wait signal				
TEST0	1					
TEST1	1					
TEST2	1	Test inputs. These pins should be tied low during normal operation.				
TEST3	1					
EXCK	0					
WFCK	T					
SBSO	1	Sub-code I/O				
SCOR	t					
V <sub>DD</sub>	Р					
SDATA	1	Serial data input				
ВСК	1	Serial data input clock				
LRCK	1	44.1 kHz strobe signal input				
C2PO		C2 pointer input				
V <sub>SS</sub>	Р					
XTALCK	ı	Crystal oscillator input				
XTAL	0	Crystal oscillator output				
MCK	0	Outputs the XTALCK input signal divided by 2.				
RESET	1	Chip select signal input				
RCS	0	RAM chip select				
RWE	0	RAM data write signal				
ROE	0	RAM data read signal				
	Р					
	P					
RA1	0					
RA2						
RA3						
RA4	0	Data buffer RAM address signal outputs				
- 33						
	WR   CS   RS   Vod   Vss   Do   D1   D2   D3   D4   D5   D6   D7   Vss   INT   SWAIT   TESTO   TEST1   TEST2   TEST3   EXCK   WFCK   SBSO   SCOR   VdD   SDATA   BCK   LRCK   C2PO   Vss   XTALCK   XTAL   MCK   RESET   RCS   RWE   ROE   VdD   Vss   RAO   RA1   RA2   RA3   RA3   RA3   RA3   RAS   RAO   RA1   RA2   RA3   RAS   DO   DO   DO   D0   D0   RA   RA1   RA2   RA3   RAS   DO   D0   D0   D0   D0   RAS   RAO   RA1   RA2   RA3   RA3   DO   D0   D0   D0   D0   D0   D0   D0	WR         I           CS         I           RS         I           VODD         P           VSS         P           DO         B           D1         B           D2         B           D3         B           D4         B           D5         B           D6         B           D7         B           Vss         P           INT         O           SWAIT         O           TEST0         I           TEST1         I           TEST2         I           TEST3         I           EXCK         O           WFCK         I           SBSO         I           SCOR         I           VDD         P           SDATA         I           BCK         I           LRCK         I           C2PO         I           Vss         P           XTALCK         I           XTAL         O           RCS         O           RWE         O           ROE </td				

4054 445

# **Specifications**

# Absolute Maximum Ratings at $V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	Ta = 25°C	-0.3 to +7.0	V
I/O voltage	V <sub>I</sub> , V <sub>O</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pd max	Ta≤70°C	350	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering temperature		10 seconds	260	°C


# Allowable Operating Ranges at $Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>		3.5	5.0	5.5	٧
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	٧

# DC Characteristics at Ta = -30 to +70 °C, $V_{SS}$ = 0 V, $V_{DD}$ = 3.5 to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V <sub>IH1</sub>	All inquising allow they (4) and VTALOV	2.2	· · · · · ·		V
Input low level voltage	V <sub>IL1</sub>	All input pins other than (1) and XTALCK			0.8	V
Input high level voltage	V <sub>IH2</sub>	RESET, all bus pins (HRD, HWR, ENABLE, CMD, RD,	2.5			V
Input low level voltage	V <sub>IL2</sub>	CS, WR, WFCK, SBSO, SCOR) (1)			0.6	V
Output high level voltage	V <sub>OH1</sub>	I <sub>OH1</sub> = -2 mA: All output pins (including bus pins) other than (2) and XTALCK	2.4			V
Output low level voltage	V <sub>OL1</sub>	f <sub>OL1</sub> = 2 mA: All output pins (including bus pins) other than (2) and XTALCK			0.4	٧
Output low level voltage	V <sub>OL2</sub>	I <sub>OL2</sub> = 2 mA: INT (open drain circuit with pull-up resistor) (2)			0.4	٧
Output high level voltage	V <sub>OH3</sub>	I <sub>OH3</sub> = -6 mA: HD0 to HD7	2.4			V
Output low level voltage	V <sub>OL3</sub>	I <sub>OL3</sub> = 6 mA: HD0 to HD7			0.4	V
Input leakage current	L.	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> : All input pins	-25		+25	μА
Pull-up resistance	R <sub>UP</sub>	All bus pins, INT	10	20	40	kΩ

## Sample Recommended Oscillator Circuit



 $\text{R1} = 120 \text{ k}\Omega$   $\text{R2} = 47 \ \Omega$  C1 = 30 pF Crystal oscillator frequency = 16.9344 MHz