© 2004 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice

CAT524

Configured Digitally Programmable Potentiometer (DPP™): Programmable Voltage Applications

FEATURES

- Four 8-bit DPPs configured as programmable voltage sources in DAC-like applications
- Common reference inputs
- Buffered wiper outputs
- Non-volatile NVRAM memory wiper storage
- Output voltage range includes both supply rails
- 4 independently addressable buffered output wipers
- 1 LSB accuracy, high resolution
- Serial Microwire-like interface

DESCRIPTION

The CAT524 is a quad, 8-bit digitally-programmable potentiometer (DPPTM) configured for programmable voltage and DAC-like applications. Intended for final calibration of products such as camcorders, fax machines and cellular telephones on automated high volume production lines, it is also well suited for self-calibrating systems and for applications where equipment which requires periodic adjustment is either difficult to access or in a hazardous environment.

The four independently programmable DPPs have an output range which includes both supply rails. The wipers are buffered by rail to rail op amps. Wiper settings, stored in non-volatile NVRAM memory, are not lost when the device is powered down and are automatically reinstated when power is returned. Each wiper can be dithered to test new output values without

effecting the stored settings, and stored settings can be read back without disturbing the DPP's output.

■ Single supply operation: 2.7V - 5.5V

Automated product calibration

Tamper-proof calibrations

DAC (with memory) substitute

APPLICATIONS

Setting read-back without effecting outputs


Remote control adjustment of equipment

self-calibrating and adaptive control systems

Offset, gain and zero adjustments in

The CAT524 is controlled with a simple 3-wire serial, Microwire-like interface. A Chip Select pin allows several devices to share a common serial interface. Communication back to the host controller is via a single serial data line thanks to the Tri-Stated CAT524 Data Output pin. A RDY/BSY output working in concert with an internal low voltage detector signals proper operation of the non-volatile NVRAM memory Erase/Write cycle.

The CAT524 is available in the 0° C to 70° C commercial and -40° C to 85° C industrial operating temperature ranges. Both 14-pin plastic DIP and SOIC packages are offered.





CATALYS

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage* V _{DD} to GND | -0.5V to +7V |
|-------------------------------------------|--------------------------------|
| Inputs | |
| CLK to GND | -0.5V to V _{DD} +0.5V |
| CS to GND | -0.5V to V _{DD} +0.5V |
| DI to GND | -0.5V to V _{DD} +0.5V |
| RDY/BSY to GND | -0.5V to V _{DD} +0.5V |
| PROG to GND | -0.5V to V _{DD} +0.5V |
| V _{REF} H to GND | -0.5V to V _{DD} +0.5V |
| V _{REF} L to GND | -0.5V to V _{DD} +0.5V |
| Outputs | |
| D ₀ to GND | -0.5V to V _{DD} +0.5V |
| V _{OUT} 1– 4 to GND | -0.5V to V _{DD} +0.5V |

| Operating Ambient Temperature | |
|----------------------------------|-----------------|
| Commercial ('C' or Blank suffix) | 0°C to +70°C |
| Industrial ('l' suffix) | -40°C to +85°C |
| Junction Temperature | +150°C |
| Storage Temperature | -65°C to +150°C |
| Lead Soldering (10 sec max) | +300°C |

* Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Absolute Maximum Ratings are limited values applied individually while other parameters are within specified operating conditions, and functional operation at any of these conditions is NOT implied. Device performance and reliability may be impaired by exposure to absolute rating conditions for extended periods of time.

RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Min | Max | Units | Test Method |
|------------------------------------|--------------------|------|-----|-------|-------------------------------|
| V _{ZAP} ⁽¹⁾ | ESD Susceptibility | 2000 | | Volts | MIL-STD-883, Test Method 3015 |
| I _{LTH} ⁽¹⁾⁽²⁾ | Latch-Up | 100 | | mA | JEDEC Standard 17 |

NOTES: 1. This parameter is tested initially and after a design or process change that affects the parameter.

2. Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to $V_{CC} + 1V$.

POWER SUPPLY

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|-------------------------|----------------------------|-----|------|------|-------|
| I _{DD1} | Supply Current (Read) | Normal Operating | | 400 | 600 | μA |
| I _{DD2} | Supply Current (Write) | Programming, $V_{DD} = 5V$ | | 1600 | 2500 | μA |
| | | $V_{DD} = 3V$ | | 1000 | 1600 | μA |
| V _{DD} | Operating Voltage Range | | 2.7 | _ | 5.5 | V |

LOGIC INPUTS

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--------|--------------------------|-------------------|-----|-----|-----------------|-------|
| IIH | Input Leakage Current | $V_{IN} = V_{DD}$ | | | 10 | μΑ |
| IIL | Input Leakage Current | $V_{IN} = 0V$ | | — | -10 | μΑ |
| VIH | High Level Input Voltage | | 2 | | V_{DD} | V |
| VIL | Low Level Input Voltage | | 0 | _ | 0.8 | V |

LOGIC OUTPUTS

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--------|---------------------------|---------------------------------------|----------------------|-----|-----|-------|
| Vон | High Level Output Voltage | I _{OH} = -40μA | V _{DD} -0.3 | — | _ | V |
| VIL | Low Level Output Voltage | $I_{OL} = 1 \text{ mA}, V_{DD} = +5V$ | | — | 0.4 | V |
| | | I_{OL} = 0.4 mA, V_{DD} = +3V | | _ | 0.4 | V |

POTENTIOMETER CHARACTERISTICS

 V_{DD} = +2.7V to +5.5V, $V_{REF}H$ = V_{DD} , $V_{REF}L$ = 0V, unless otherwise specified

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--------------------------------|--------------------------------------------|------------|-----|--------------|-----------------------|--------|
| R _{POT} | Potentiometer Resistance | See Note 3 | | 24 | | kΩ |
| | R _{POT} to R _{POT} Match | | | <u>+</u> 0.5 | <u>+</u> 1 | % |
| | Pot Resistance Tolerance | | | | <u>+</u> 20 | % |
| | Voltage on V _{REFH} pin | | 2.7 | | V _{DD} | V |
| | Voltage on V _{REFL} pin | | 0V | | V _{DD} - 2.7 | V |
| | Resolution | | | 0.4 | | % |
| INL | Integral Linearity Error | | | 0.5 | 1 | LSB |
| DNL | Differential Linearity Error | | | 0.25 | 0.5 | LSB |
| R _{OUT} | Buffer Output Resistance | | | | 10 | Ω |
| I _{OUT} | Buffer Output Current | | | | 3 | mA |
| TC _{RPOT} | TC of Pot Resistance | | | 300 | | ppm/°C |
| C _H /C _L | Potentiometer Capacitances | | | 8/8 | | pF |

AC ELECTRICAL CHARACTERISTICS:

 V_{DD} = +2.7V to +5.5V, $V_{REF}H$ = $V_{DD},\,V_{REF}L$ = 0V, unless otherwise specified

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--------------------|----------------------------|--------------------------------------------------|-----|-----|-----|-------|
| Digital | | | | | | |
| tCSMIN | Minimum CS Low Time | | 150 | | _ | ns |
| t _{CSS} | CS Setup Time | | 100 | _ | — | ns |
| tcsH | CS Hold Time | | 0 | _ | _ | ns |
| t _{DIS} | DI Setup Time | C _L =100pF, | 50 | _ | _ | ns |
| t _{DIH} | DI Hold Time | see note 1 | 50 | _ | _ | ns |
| t _{DO1} | Output Delay to 1 | | | _ | 150 | ns |
| t _{DO0} | Output Delay to 0 | | _ | _ | 150 | ns |
| t _{HZ} | Output Delay to High-Z | | | 400 | | ns |
| t _{LZ} | Output Delay to Low-Z | | _ | 400 | _ | ns |
| t _{BUSY} | Erase/Write Cycle Time | | _ | 4 | 5 | ms |
| t _{PS} | PROG Setup Time | | 150 | | | ns |
| t _{PROG} | Minimum Pulse Width | | 700 | _ | _ | ns |
| t _{CLK} H | Minimum CLK High Time | | 500 | _ | _ | ns |
| t _{CLK} L | Minimum CLK Low Time | | 300 | _ | _ | ns |
| fc | Clock Frequency | | DC | _ | 1 | MHz |
| Analog | | | | | | |
| t _{DS} | DPP Settling Time to 1 LSB | C _{LOAD} = 10 pF, V _{DD} = +5V | _ | 3 | 10 | μs |
| | | $C_{LOAD} = 10 \text{ pF}, V_{DD} = +3V$ | | 6 | 10 | μs |

NOTES: 1. All timing measurements are defined at the point of signal crossing V_{DD} / 2.

3. The 24k Ω ±20% resistors are configured as 4 resistors in parallel which would provide a measured value between V_{REFH} and V_{REFL} of 6k Ω ±20%. The individual 24k Ω resistors are not measurable but guaranteed by design and verification of the 6k Ω ±20% value.

^{2.} These parameters are periodically sampled and are not 100% tested.

A. C. TIMING DIAGRAM

| | t | N - | ю - | 4 - | – <u>م</u> | PARAM NAME | TIMING FROM TO | MIN/MAX |
|----------|-----------|----------------|-----------|-------------------|------------|---------------|---------------------------------------------------------------------|---------|
| - | | tcLKH | - | - | - - | tcLKH | Rising CLK edge to falling CLK edge | Min |
| CLK | | | | | Ì | tcLKL | Falling CLK edge to CLK rising edge | Min |
| | | | | | | tCSH | Falling CLK edge for last data bit (DI) to falling CS edge | Min |
| | ▲ tcss ● | | tcLKL ← ← | ▲-tcsн-♥ | - | tcss | Rising CS edge to next rising CLK edge | Min |
| cs | | | | | ₹ | | | |
| | | | | | ↓ z | tcsmin | tCSMIN Falling CS edge to rising CS edge | Min |
| | ↓ tois | | | | | tDIS | Data valid to first rising CLK edge after CS = high | Min |
| <u> </u> | | | | - | | Ļ | | |
| | | _ | | | | toiH | Rising CLK edge to end of data valid | Min |
| | | | | | | tDO0 | Rising CLK edge to D0 = low | Мах |
| | tz t | | t poo | Ļ | - | tLZ | Rising CS edge to D0 becoming high low impedance (active output) | (Max) |
| 8 | | | | ₽ ₽ | ₹ ↓ | 1 100 | Rising CLK edge to D0 = high Ealling CS edge to D0 heroming high | Max |
| | | | | | | 74, | impedance (Tri-State) | (Max) |
| PROG | | | tps | | | - tps | Rising PROG edge to next rising CLK edge | Min |
| | | | tPROG | | Ĺ | tPROG | | Min |
| | | <u>↓</u> _↓ | | t _{BUSY} | | tBUSY | Falling CLK edge after PROG=H to rising RDY/ <u>BSY</u> edge | Max |
| | | - 8 | - r | - 4 | م – | - | _ | |

PIN DESCRIPTION

| Pin | Name | Function |
|-----|-------------------|-------------------------------------------------|
| 1 | V _{DD} | Power supply positive. |
| 2 | CLK | Clock input pin.Clock input pin. |
| 3 | RDY/BSY | Ready/Busy Output |
| 4 | CS | Chip Select |
| 5 | DI | Serial data input pin. |
| 6 | DO | Serial data output pin. |
| 7 | PROG | Non-volatile Memory Programming Enable Input |
| 8 | GND | Power supply ground. |
| 9 | V _{REFL} | Minimum DPP output voltage. |
| 10 | V _{OUT4} | DPP output channel 4. |
| 11 | V _{OUT3} | DPP output channel 3. |
| 12 | V _{OUT2} | DPP output channel 2. |
| 13 | V _{OUT1} | DPP output channel 1. |
| 14 | V _{REFH} | Maximum DPP output voltage. |

DPP addressing is as follows:

| DPP OUTPUT | A0 | A1 |
|-------------------|----|----|
| V _{OUT1} | 0 | 0 |
| V _{OUT2} | 1 | 0 |
| V _{OUT3} | 0 | 1 |
| V _{OUT4} | 1 | 1 |

DEVICE OPERATION

The CAT524 is a quad 8-bit configured digitally programmable potentiometer (DPP) whose outputs can be programmed to any one of 256 individual voltage steps. Once programmed, these output settings are retained in non-volatile memory and will not be lost when power is removed from the chip. Upon power up the DPPs return to the settings stored in non-volatile memory. Each DPP can be written to and read from independently without effecting the output voltage during the read or write cycle. Each output can also be temporarily adjusted without changing the stored output setting, which is useful for testing new output settings before storing them in memory.

DIGITAL INTERFACE

The CAT524 employs a 3 wire serial, Microwire-like control interface consisting of Clock (CLK), Chip Select (CS) and Data In (DI) inputs. For all operations, address and data are shifted in LSB first. In addition, all digital data must be preceded by a logic "1" as a start bit. The DPP address and data are clocked into the DI pin on the clock's rising edge. When sending multiple blocks of information a minimum of two clock cycles is required between the last block sent and the next start bit.

Multiple devices may share a common input data line by selectively activating the CS control of the desired IC. Data Outputs (DO) can also share a common line because the DO pin is Tri-Stated and returns to a high impedance when not in use.

CHIP SELECT

Chip Select (CS) enables and disables the CAT524's

read and write operations. When CS is high data may be read to or from the chip, and the Data Output (DO) pin is active. Data loaded into the DPP control registers will remain in effect until CS goes low. Bringing CS to a logic low returns all DPP outputs to the settings stored in nonvolatile memory and switches DO to its high impedance Tri-State mode.

Because CS functions like a reset the CS pin has been equipped with a 30 ns to 90 ns filter circuit to prevent noise spikes from causing unwanted resets and the loss of volatile data.

CLOCK

The CAT524's clock controls both data flow in and out of the IC and non-volatile memory cell programming. Serial data is shifted into the DI pin and out of the DO pin on the clock's rising edge. While it is not necessary for the clock to be running between data transfers, the clock must be operating in order to write to non-volatile memory, even though the data being saved may already be resident in the DPP wiper control register.

No clock is necessary upon system power-up. The CAT524's internal power-on reset circuitry loads data from non-volatile memory to the DPPs without using the external clock.

As data transfers are edge triggered clean clock transitions are necessary to avoid falsely clocking data into the control registers. Standard CMOS and TTL logic families work well in this regard and it is recommended that any mechanical switches used for breadboarding or device evaluation purposes be debounced by a flip-flop or other suitable debouncing circuit.

VREF

 V_{REF} , the voltage applied between pins V_{REFH} and V_{REFL} , sets the configured DPP's Zero to Full Scale output range where V_{REFL} = Zero and V_{REFH} = Full Scale. V_{REF} can span the full power supply range or just a fraction of it. In typical applications V_{REFH} and V_{REFL} are connected across the power supply rails. When using less than the full supply voltage V_{REFH} is restricted to voltages between V_{DD} and $V_{DD}/2$ and V_{REFL} to voltages between GND and $V_{DD}/2$.

READY/BUSY

When saving data to non-volatile memory, the Ready/ Busy ouput (RDY/BSY) signals the start and duration of the non-volatile erase/write cycle. Upon receiving a command to store data (PROG goes high) RDY/BSY goes low and remains low until the programming cycle is complete. During this time the CAT524 will ignore any data appearing at DI and no data will be output on DO.

RDY/BSY is internally ANDed with a low voltage detector circuit monitoring V_{DD} . If V_{DD} is below the minimum value required for non-volatile programming, RDY/BSY will remain high following the program command indicating a failure to record the desired data in non-volatile memory.

DATA OUTPUT

Data is output serially by the CAT524, LSB first, via the Data Out (DO) pin following the reception of a start bit and two address bits by the Data Input (DI). DO becomes active whenever CS goes high and resumes its high impedance Tri-State mode when CS returns low. Tri-Stating the DO pin allows several 524s to share a single serial data line and simplifies interfacing multiple 524s to a microprocessor.

WRITING TO MEMORY

Programming the CAT524's non-volatile memory is accomplished through the control signals: Chip Select

(CS) and Program (PROG). With CS high, a start bit followed by a two bit DPP address and eight data bits are clocked into the DPP control register via the DI pin. Data enters on the clock's rising edge. The DPP output changes to its new setting on the clock cycle following D7, the last data bit.

Programming is achieved by bringing PROG high for a minimum of 3 ms. PROG must be brought high sometime after the start bit and at least 150 ns prior to the rising edge of the clock cycle immediately following the D7 bit. Two clock cycles after the D7 bit the DPP wiper control register will be ready to receive the next set of address and data bits. The clock must be kept running throughout the programming cycle. Internal control circuitry takes care of ramping the programming voltage for data transfer to the non-volatile cells. The CAT524 non-volatile memory cells will endure over 100,000 write cycles and will retain data for a minimum of 20 years without being refreshed.

READING DATA

Each time data is transferred into a DPP wiper control register currently held data is shifted out via the D0 pin, thus in every data transaction a read cycle occurs. Note, however, that the reading process is destructive. Data must be removed from the register in order to be read. Figure 2 depicts a Read Only cycle in which no change occurs in the DPP's output. This feature allows µPs to poll DPPs for their current setting without disturbing the output voltage but it assumes that the setting being read is also stored in non-volatile memory so that it can be restored at the end of the read cycle. In Figure 2 CS returns low before the 13th clock cycle completes. In doing so the non-volatile memory setting is reloaded into the DPP wiper control register.




Figure 1. Writing to Memory

Since this value is the same as that which had been there previously no change in the DPP's output is noticed. Had the value held in the control register been different from that stored in non-volatile memory then *a change would occur* at the read cycle's conclusion.

TEMPORARILY CHANGE OUTPUT


The CAT524 allows temporary changes in DPP's output to be made without disturbing the settings retained in non-volatile memory. This feature is particularly useful when testing for a new output setting and allows for user adjustment of preset or default values without losing the original factory settings.


Figure 3 shows the control and data signals needed to effect a temporary output change. DPP wiper settings may be changed as many times as required and can be made to any of the four DPPs in any order or sequence. The temporary setting(s) remain in effect long as CS remains high. When CS returns low all four DPPs will return to the output values stored in non-volatile memory.


When it is desired to save a new setting acquired using

APPLICATION CIRCUITS


this feature, the new value must be reloaded into the DPP control register prior to programming. This is because the CAT524's internal control circuitry discards the new data from the programming register two clock cycles after receiving it (after reception is complete) if no PROG signal is received.









Bipolar DPP Output




Amplified DPP Output




Coarse-Fine Offset Control by Averaging DPP Outputs for Single Power Supply Systems




Digitally Trimmed Voltage Reference





Coarse-Fine Offset Control by Averaging DPP Outputs for Dual Power Supply Systems




Digitally Controlled Voltage Reference








Overlapping Window Comparator




Current Source with 4 Decades of Resolution



Digital Stereo Control

ORDERING INFORMATION



Notes:

(1) The device used in the above example is a CAT524JI-TE13 (SOIC, Industrial Temperature, Tape & Reel)

REVISION HISTORY

| Date | Rev. | Reason |
|-----------|------|---------------------------------------------------------|
| 3/16/2004 | D | Updated Potentiometer Characteristics |
| 7/12/2004 | E | Updated Functional Diagram |
| | | Updated Potentiometer Characteristics |
| | | Added Note 3 to Potentiometer/AC characteristics tables |

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE² ™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Publication #:2006Revison:EIssue date:7/12/04Type:Final