

Contents

Contents, continued

1. Introduction

The CCU 3000, CCU 3000-I, CCU 3001, CCU 3001-I are integrated circuits designed in 1.2 µm CMOS technology, with the exception of CCU 3000, TC18 and TC19, which is designed in 1 um CMOS technology. The CPU contained on the chips is a functionally unchanged 65C02-core, which means that for program development, systems can be used which are on the market: including high level language compilers.

The pin numbers mentioned in this data sheet refer to the 68-pin PLCC package unless otherwise designated.

The CCU 3000-I is described separately in an addendum on page 66.

1.1. Features of the CCU 3000, CCU 3000-I, CCU 3001, CCU 3001-I

- CCU 3000 = ROM-less version of the CCU 3001
- 65C02 CPU with max, 8 MHz clock
- 32 kByte internal ROM (CCU 3001 only)
- 1344 internal Bytes RAM with stand-by option
- -51 I/O lines (CCU 3001)
- 26 I/O lines (CCU 3000)
- clock generator with programmable clock frequency
- 8 level interrupt controller
- $-$ CCU 3000. CCU 3001: 2 Multimaster IM bus interfaces
- CCU 3000-I, CCU 3001-I: 1l²C/IM bus and 1 Multimaster IM bus interface (see addendum)
- IR-input for software-decoded IR-systems
- on-chip power on, stand-by and clock supervision logic
- on-chip watchdog
- 3 multifunctional timers
- supports memory banking (external 2MBytes)
- power down signal for external memory
- mask option: EMU mode
- programs can be written in Assembler or in "C"
- CCU 3000 TC 18/19: 1.0 µm CMOS technology, (see addendum)
- application software available

Fig. 1-1: CCU 3000, CCU 3001 block diagram

2. Functional Description

2.1. ROM

The chip is equipped with 32 kByte mask-programmable ROM. The ROM uses up the address space from 8000H to FFFFH. This ROM can be supplemented or replaced externally. Only the CCU 3001 has an internal ROM.

2.2. RAM

The RAM area is split into three parts:

Page 0 offers a particularly fast access to the 65C02 and is therefore very valuable for fast, compact programs. Page 1 contains the stack and must therefore also have RAM. The remaining RAM-memory follows in pages 3, 4, 5, 6, as page 2 is reserved as I/O address space. The RAM can be kept in the stand-by mode via stand-by pin.

2.3. CPU

The CPU core is fully compatible with the 65C02 microprocessor. However, not all the pins of the 65C02 processor are accessible for the user outside the chip. One switch in the control register allows the CPU to be switched off, so that an external processor can take over its tasks. This external processor can of course also be an in-circuit emulator, which makes near-hardware emulation possible, even though the status and control lines of the internal CPU are not accessible. If an external processor is used, all hardware blocks of the chip are as accessible to it as if it were the internal CPU.

2.4. Clock Generator

An integrated two-pin oscillator generates the clock for the microcontroller. The frequency created by the oscillator can be programmed to be reduced with a divider by the factor 1 ... 255. This enables the user to decrease the current consumption by the controller by reducing the working frequency as well as to increase the access time for the (slower) external memory. This divider contains the value 4 after a reset, so that the system can also start with a slow external memory. If the mask-option OSC is set (EMU version), a switch in the control register makes it possible to receive the internal clock Φ 2 at XTAL2. In this case the oscillator must be external and the clock must be fed to the pin XTAL1. In this way, the user gets a time reference for internal operations in the microcomputer. This is especially important with the interrupt controller. The production version of the CCU does not have this function!

2.5. PORT 1 to PORT 3, PORT 6 to PORT 8

8 ports belong to the system, of which 5 are 8 bits wide, one 6 bit, one 4 bit and one 1 bit wide. All port lines of PORTS 1 to 3 and 6 to 8 can be used as inputs or outputs independently from each other. One register per port defines the direction. PORT1 to PORT3 have push-pull outputs and PORT6 to PORT8 have open drain outputs. Even a line defined as output can be read, the pin level being important. This property makes it possible for the software to find desired and undesired short circuits. Each port reserves a byte for the direction register and the data in the I/O page. If the corresponding bit in the direction register is set to 0, the output mode is switched on. After a reset, all bits of a direction register are set to 1. The falling edge of bit 7 of PORT 8 generates interrupts if the priority of the corresponding interrupt controller source (7) is not set to 0.

2.6. PORT 4

PORT 4 consists of only one line (LSB, P40). After a reset. PORT 4 operates as an input only. As soon as PORT 4 is written for the first time, it is switched to output mode (push-pull). Later read accesses read the actual level at port 4. If bit 3 in the control word is active, P4 is used as an R/W-line. If the internal CPU is active, R/W is an output line, otherwise it is an input. But P4 has another, very important function during RESET. The level at P4 during RESET decides whether the control word is read from the internal ROM (FFF9H) or from the external memory. It is therefore important that the desired level during RE-SET is set at P4. An internal pull-down resistor of approx. 100 k Ω is integrated in the CCU 3001, which ensures that the control word is read by the internal ROM. The external control word access is obtained via an external pull-up resistor of approx. 5 k Ω . The CCU 3000 has an internal pull-up resistor at P4 (external ROM access). The further mode of operation of the CCU 3000, CCU 3001 depends only on the control word though.

Please note that this mode is always necessary for the CCU 3000 since this device does not have internal ROM!

2.7. I/O-Lines P50 to P55

The 6 additional I/O-lines have a two-fold function:

- input or output line (open drain output) or
- fully decoded I/O-select lines (push-pull outputs)

As a rule these lines can be used as input or output lines. As soon as ports 1 to 4 are used as system bus, they are lost as I/O-channels. However, a total of 48 port lines (24 inputs and outputs each) can be reconstructed without difficulties (1 housing for 8 lines), if the additional 6 I/Olines of the CCU 3000, CCU 3001 are switched into the port select mode. They then represent the select lines of the original ports 1 to 3. Each line can be defined as I/O or port select line separately. In the I/O-page three bytes are needed.

Fig. 2-1: Timing diagram

Fig. 2-2: External reproduction of ports 1 to 3

2.8. Special Mode of Port 7

Each line of port 7 can be switched independently into a special mode. This mode is selected by the mode control register. After reset this register is set to 0 (= Port mode). A "1" in this register turns this line into the special mode. As the control signals are all outputs, the direction for those lines must be defined as outputs (reset condi $tion = inputs)$

All special mode signals have push-pull outputs. (Port mode: open drain).

2.8.1. Power-down Control External Memory (Special Mode P77)

In many applications the power consumption of the controller should be reduced when the system goes into standby mode. The programmable clock of the CCU allows this, but external memories do not automatically reduce their power consumptions when the access speed is slower. These devices need a separate control signal for power down. Special out of P77 delivers such a signal. It is low for the last two XTAL cycles before, and 0.5 cycles after the rising edge of the internal PHI2 clock. This quarantees a wake-up and address time of 2 cycles and a maximum active time of 2.5 clock cycles for each PHI2 period. At higher speeds the P77 special out stays low.

Fig. 2-3: Power-down control

Please note that during and after reset P77 is a port line (= tristate) until the special mode and the direction register is set by software. A pull-down resistor on the powerdown input of the memory is necessary to allow the CCU the access to the control word and the first instructions.

2.8.2. R/W Output (Special Mode P76)

This is the negated R/W-line of the CPU. Can be used for CE or OE control on memories. With a pull-down resistor on this pin it is active during RESET.

2.8.3. Banking Address (Special Mode P70 to P 75)

Banking is done in 32 KByte banks. The first bank (000H) to 7FFFH) includes the RAM, the I/O-page and ROM (all other locations) and is used as a home-bank for the banking controller, interrupt routines, common subroutines etc. The second half of the address space (8000H) to FFFFH) is banked.

In the special mode of Port 70 to 75 the content of the data register is output as long as the address A15=1.

A low level of A15 forces all special outs of P70 to P75 to become '0'. The data register can contain the bank addresses 1 to 63. This bank is used for CPU accesses from 8000H to FFFFH. Low accesses are always done to bank 0, independent of the data of Port 7.

Note:

- all upper banks must contain the interrupt vectors. Bank 0 must have the control word and reset vector.
- during and after reset P7 is in the Tristate-Port-Mode. To make sure that the control word and the reset vector can be accessed use high impedance pull-down resistors on all special-out P7 lines. The control word and the reset vector are then accessed out from bank 0. The init routine (where P7 will be defined as special out) must be in bank 0.

Fig. 2-4: Memory Map, up to 2 MByte

Fig. 2-5: Banking with 32 kByte banks

2.9. Reset Function

The internal reset provides a correct basic setup of the complete hardware on the chip. For this the internal control register is loaded during reset. One reserved byte in the ROM is accessed by the reset circuit and its content is copied into the control register. The internal voltage supervision resets the IC if the voltage is too low. The reset pin is also used as output for internal reset sources (watchdog, power-down detector, clock supervisor). Internal resistors limit the maximum current.

2.10. Control Register (address 201H)

This is a combination of control switches in an 8-bit reqister. During reset it is loaded with the contents of the address FFF9H, but it can also be read and written via software. The controller starts operation with the setting dictated by reset. The switches have the following functions:

The setting at the R/\overline{W} -pin decides whether the control word is read internally or externally. Bit 0 to bit 2 are the switches which can disable RAM, ROM and CPU. For external access a pull-up resistor must be connected to the R/W pin (CCU 3001). Bit 4 switches P1, P2 and P3 into the system bus mode. If the internal CPU is active, the direction of the data bus drivers is automatically set correctly, so that no additional decoding is necessary. Bit 3 switches P4 into the R/\overline{W} mode. If no external write access is necessary, (ext. EPROM), P4 can stay in the port mode.

Fig. 2-6: Oscillator and reset

Fig. 2-7: Power-on sequence

2.11. Interrupt Controller

The most important properties of this controller are:

- -8 sources
- 8 freely programmable priorities for every source
- maximum delay of 3 clock cycles
- vectorized interrupts, i.e., automatically the correct routine is accessed
- also to be used for external CPU
- option: disable after interrupt (resettable by software)

Running service routines are only interrupted if interrupts are enabled and a request of higher priority arrives. All others are stored and executed when interrupts of higher priority have been finished. Priority 0 means that the corresponding interrupt is disabled. (Priorities 1-7 lead to interrupts). One property of the controller is that the CPU is not modified, but vectorization takes place all the same. Thus the use of this controller is also possible for external CPUs (emulator!).

Solely the return from a service program differs slightly in software from the methods normally used for the 65C02. The last command before the "RTI" must be a write operation into the return register of the controller. This tells the controller that the service routine has been completed. Apart from this return register the controller occupies further 5 bytes. One of these serves as a control byte, the others incorporate the priorities for 8 sources. The controller therefore needs 6 bytes of the I/O-page. The control byte comprises:

All bits reset to 1 (inactive).

CLEAR_ALL_REQUESTS clears all interrupt flags at the same time. ALLOW ONE INTERRUPT is used in connection with the DISABLE_AFTER_INT (bit 3), to allow access to the next interrupt. DISABLE_INTERRUPT does not allow any interrupts, the request flags are set however. With the exception of bits 3 and 2 (DIS-ABLE INTERRUPTS, DISABLE AFTER INT) these are all dynamic signals, that is, the write process itself sends an appropriate signal. This has the same impulse length as the 65C02. Each of the 4 priority registers contains the priorities for 2 interrupt sources.

To connect an external CPU (emulator) with the controller, only two ICs of the 74-family are needed.

Fig. 2-10: Static control signals interrupt **Bits 2.3**

Fig. 2-11: Interrupt controller

Fig. 2-12: Using an external CPU

2.12. IM Bus Interface

The IM bus has been improved in its characteristics for the CCU 3000. CCU 3001. In comparison to the interface of the CCU 2000 series it differs in:

- multimaster ability
- -3 slave registers (8 bit wide)
- higher speed possible

The multimaster ability permits the use of several CCUs on the same IM bus without impeding each other. Specially in add-on systems or systems with need of high computing power and/or I/O requirements, this offers great advantages. If several CCUs are admitted in a system, it must be ascertained that these can communicate with each other. A slave IM bus interface has been installed for this purpose. Parallel to the lines of the master, three completely independent receiver registers have been installed. All of these are constantly alert, whether the master itself is active or not. As all CCUs have the same IM bus addresses for these registers, the contents of these registers (that is, for all CCUs that are

in the system) will be the same. The handshake amongst these is realized in software, and one register each is reserved for the device address, the request and the data to be transported. The data rate can now be adjusted per software. It is possible to attain 1 MBit/s, if the bus participants in question are devised to support this rate. Also the actual realization of the bus can forbid such a high data rate. The IM bus interface needs external pull-up resistors.

In the I/O-page the IM bus interface reserves 8 bytes:

data bus

2.13. Multifunctional Timer

The multifunctional timer for the CCU 3000, CCU 3001 has quite an unusual structure. It can serve as:

- event counter
- frequency counter
- pulse-length meter
- $-$ timer
- rate multiplier
- $-$ PWM
- asynchronous, serial interface

Each timer has a reserved pin and an interrupt. The pin is either input or output, depending on its function. Used as an output it has a push-pull structure. The timer consists of three main parts:

- start and stop detector
- internal time reference
- accumulator and arithmetic unit

The start and stop detector controls the internal pulse generator to synchronize counter and meter operations. The timer itself does not consist of a counter circuit, but of an accumulator and an adder. This configuration works as a counter with adjustable step length, as a shift register, as a PWM and as a rate multiplier. Change-over of operation modes can easily be effected.

Each of the multifunctional timer circuits of the CCU is realized as two 8-bit accumulators. In addition, there is a separate adder register for each of them. Both the accumulator and the adder may be accessed by the CPU via data bus. The accumulator has a shadow register the CPU may write to and the adder bus register may be read and written to.

While the adder register forms one side of the adder, the other side is either the output of the adder or the content of the accu shadow register. With every accu clock pulse either of these bytes is used. If no "LOAD" signal is active, the adder output is used. With "LOAD" active, the following accu clock pulse uses the content of the accu shadow register as adder input. The "LOAD" signal is derived from 1 out of 4 sources, selectable with bits 3 and 4 of control byte 3. Accu clock is selectable with bits 1 and 2 in control byte 2. Instead of the content of the adder register, accessible by the CPU, a hard-wired '-1' may be used as input of the other side of the adder (bits 1 and 2 in control byte 3). By adding '-1' to the accu's content, the adder works as a standard down counter. With specific "READ LATCH" signals (control byte 2, bits 3, 4 and 5) and using the adder register as adder input, its content defines the step width of the counter.

In addition to its parallel byte connections, the adder reqisters have serial inputs and outputs. A serial clock shifts its contents. To hit the middle of serial data, the timer's prescaler has a half load feature, controlled with bit 1 in control byte 1.

Fig. 2-14 shows a detailed diagram of the high part of the reloadable accumulator and its adder register. For examples of timer applications please refer to "Application Note CCU 3000/3001 Timers"

Fig. 2-14: Reloadable accumulator

Apart from the start values for the counter and adder registers, three control registers shift the timer into the preselected function.

Registers to control the timer:

Fig. 2-15: Prescaler timer, start/stop logic

Fig. 2-16: Timer

The three control registers control the internal switches of the timer:

Control register 3

2.14. Watchdog

- not active after Reset
- activated when written, cannot be stopped via software
- to retrigger, the watchdog period negated bit by bit must be rewritten within the preset space of time (first write event is also counted)
- triggers reset, the software can identify if Reset was generated by watchdog
- 16 ms to 4 s time-out for 4 MHz system clock

This counter circuit offers hardware support for software problems. It is disabled after reset and enabled with the first write of the desired time value into its register. The value to program is calculated by

 $n = T_{WD} * f_{system} / 65536 - 1$

with $n =$ watchdog counter value to be programmed for T_{WD} = the desired watchdog time and f_{system} = system frequency.

Remarks:

a) To prevent the generation of a 'RESET' by the watchdog before it could be retriggered by the software, watchdog counter values less than 2 should not be programmed.

b) The system clock as input of the watchdog counter is influenced by the system clock prescaler, determining the CPU speed (register addr. 200 H).

Software can't stop this counter but has to retrigger it by writing the inverted value (one's complement) of the preceding written pattern into its register, which makes unwanted retrigger loops of disturbed software unlikely. These writes have to occur within the time frame (8 ms) to 2 s at 8 MHz system clock), defined with the first write.

If no write with the expected pattern occurs within the programmed time period, the watchdog circuit resets the CCU at the end of the time period. There will also be a watchdog reset if another pattern is written instead of the expected one. The software can detect if a reset was generated by the watchdog: Bit 0 of the watchdog register is '0' if the last reset was generated by the watchdog. This bit is reset only with an external reset, e.g. generated by power-on.

Examples:

To set a cycle time of 1 second with 8 MHz system clock the value is 121. This value is calculated as follows:

system frequency: 8 MHz watchdog cycle time: 65536 / 8 MHz = 8.192 ms, counter value: $1 s / 8.192$ ms = 122.07.

The nearest integer value is 122. Because a 0 loaded into the counter divides by 1, already, the watchdog counter has to be programmed with $122-1 = 121$. With the formula above

$n = 121 = 1s * 8 MHz/65536 - 1$

The software sequences in Assembler could look like this:

Definitions:

Example 1:

During initialization the watchdog is filled with the desired time-value:

In the main loop of the program the watchdog has to be retriggered cyclically:

Example 2:

If an interrupt function occurs cyclically, one value may be programmed in the interrupt service routine, while the other is written in the main loop. So both the continuity of executing the interrupt service and the main loop are checked:

During initialization the watchdog shadow variable is filled with the desired time-value:

LDA #WATCHDOG_TIME STA watchdog value imemorize ; watchdog pattern

Sequence in the interrupt function:

LDA watchdog_value CMP #WATCHDOG TIME BEQ SKIP_IRQ_WD \cdot STA watchdog_address EOR # SFF STA watchdog_value SKIP IRO WD \ddots

Sequence in the main loop:

Remark:

It is important to program the watchdog register with the new value before this value is memorized in the shadow variable, because this procedure could be interrupted by the interrupt, which will program the watchdog with the complementary value.

Fig. 2-17: Watchdog

Fig. 2-18: Timing watchdog

2.15. IR-Input

The IR-interface consists of two parallel edge detectors which trigger the rising and falling edge. The respective state of the rising edge triggered flip-flop can be read from D0 (triggered positively), or D1 (triggered negatively). Any read event via the CPU deletes both flipflops. D2 reflects the status of the IR pin, D3 to D7 are set to 0 .

If the CPU is switched off, the IR-Interface is no longer available, as the IR pin is used as output for the interrupt controller. For use as an emulator this function has to be rebuilt externally. The I/O-address designed for the IR-INPUT is treated as an external address when the CPU is switched off, so that the software can remain untouched.

Fig. 2-19: IR input

2.16. Mask Options

There are two mask options:

In the production version none of the options is set, in the EMU version both are set.

3. Definitions

3.1. Interrupt Definitions

3.2. Memory Mappings

3.3. I/O Definitions

Address Function

4. Specifications

4.1. Outline Dimensions

Fig. 4-1: 68-Pin Plastic Leaded Chip Carrier Package $(PLCC68)$

Weight approximately 4.8 g Dimensions in mm

Fig. 4-2: Pinning of the CCU 3000, CCU 3001 in PLCC68 package

Fig. 4-3: 64-Pin Plastic Shrink Dual Inline Package $(PSDIP64)^{1}$

Weight approximately 9.0 g Dimensions in mm

 $\overline{ }$

Fig. 4-4: 64-Pin Plastic Shrink Dual Inline Package $(PSDIP64F)^{2}$ Weight approximately 9.0 g Dimensions in mm

¹⁾ PSDIP64 = Manufactured in Freiburg ²⁾ PSDIP64F = Second Source

Fig. 4-5: Pinning of the CCU 3000, CCU 3001 in PSDIP64 and PSDIP64F package

4.2. Pin Configuration

 T

 T

4.3. Pin Connections and Short Descriptions

- $DA = IM$ bus data line of external devices
- ID = IM bus ident line of external devices
- $CL = IM$ bus clock line of external devices
- x = obligatory; connections depend on application

4.4. Pin Descriptions

CCU 3000, CCU 3001 Pin Descriptions. Pin numbers refer to the 68-pin PLCC housing.

The functions of some pins are influenced by bit 4 of the CCU control register (addr. 201H, copied from FFF9H at reset: CCU control register bit $4 = 1$ ' switches the CCU in *Port Mode* . CCU control register bit $4 = 0$ ' switches the CCU in Bus Mode.

In addition, some port bit functions may be changed between Normal Mode and Special Mode by setting the specific bit in its port mode registers.

Pin 1: V_{sub} : +5V power supply

- Pin 2: GND: Digital ground
- Pin 3: X2: Second Crystal connector
- Pin 4: X1: First Crystal connector
- Pin 5: V_{Stand-by:} +5V Stand-by Supply Voltage
- Pin 6: RES\: CCU Reset input / output (open drain)
- Pin 7: DAT_IM1: IM bus 1 data signal (I/O)
- Pin 8: ID_IM1: IM bus 1 ident signal output
- Pin 9: CLK IM1: IM bus 1 clock signal output
- Pin 10: DAT_IM2: IM bus 2 data signal (I/O)
- Pin 11: ID_IM2: IM bus 2 ident signal output
- Pin 12: CLK_IM2: IM bus 2 clock signal output
- Pin 13: TIMER1: Timer 1 signal (I/O)
- Pin 14: TIMER2: Timer 2 signal (I/O)
- Pin 15: TIMER3: Timer 3 signal (I/O)
- Pin 16: IR: Infrared signal input
- Pin 17: P40 or R/W: in Port Mode: Port 4 Bit 0 in Bus Mode: CPU read/not write output
- Pin 18 : P10 or data bit 0: in Port Mode: Port 1 Bit 0 in Bus Mode: CPU data bit 0
- Pin 19: P11 or data bit 1: in Port Mode: Port 1 Bit 1 in Bus Mode: CPU data bit 1
- Pin 20 : P12 or data bit 2: in Port Mode: Port 1 Bit 2 in Bus Mode: CPU data bit 2
- Pin 21 : P13 or data bit 3: in Port Mode: Port 1 Bit 3 in Bus Mode: CPU data bit 3
- Pin 22 : P14 or data bit 4: in Port Mode: Port 1 Bit 4 in Bus Mode: CPU data bit 4
- Pin 23 : P15 or data bit 5: in Port Mode: Port 1 Bit 5 in Bus Mode: CPU data bit 5
- Pin 24 : P16 or data bit 6: in Port Mode: Port 1 Bit 6 in Bus Mode: CPU data bit 6
- Pin 25 : P17 or data bit 7: in Port Mode: Port 1 Bit 7 in Bus Mode: CPU data bit 7
- Pin 26 : P20 or address bit 0: in Port Mode: Port 2 Bit 0 in Bus Mode: CPU address bit 0
- Pin 27 · P21 or address bit 1 in Port Mode: Port 2 Bit 1 in Bus Mode: CPU address bit 1
- Pin 28 \cdot P22 or address bit 2 \cdot in Port Mode: Port 2 Bit 2 in Bus Mode: CPU address bit 2
- Pin 29 : P23 or address bit 3: in Port Mode: Port 2 Bit 3 in Bus Mode: CPU address bit 3
- Pin 30 : P24 or address bit 4: in Port Mode: Port 2 Bit 4 in Bus Mode: CPU address bit 4
- Pin 31 : P25 or address bit 5: in Port Mode: Port 2 Bit 5 in Bus Mode: CPU address bit 5
- Pin 32 : P26 or address bit 6: in Port Mode: Port 2 Bit 6 in Bus Mode: CPU address bit 6
- Pin 33 : P27 or address bit 7: in Port Mode: Port 2 Bit 7 in Bus Mode: CPU address bit 7
- Pin 34 : P30 or address bit 8: in Port Mode: Port 3 Bit 0 in Bus Mode: CPU address bit 8
- Pin 35: P31 or address bit 9: in Port Mode: Port 3 Bit 1 in Bus Mode: CPU address bit 9

- Pin 36 : P32 or address bit 10: in Port Mode: Port 3 Bit 2 in Bus Mode: CPU address bit 10
- Pin 37: P33 or address bit 11: in Port Mode: Port 3 Bit 3 in Bus Mode: CPU address bit 11
- Pin 38 : P34 or address bit 12: in Port Mode: Port 3 Bit 4 in Bus Mode: CPU address bit 12
- Pin 39: P35 or address bit 13: in Port Mode: Port 3 Bit 5 in Bus Mode: CPU address bit 13
- Pin 40 · P36 or address bit 14 in Port Mode: Port 3 Bit 6 in Bus Mode: CPU address bit 14
- Pin 41: P37 or address bit 15: in Port Mode: Port 3 Bit 7 in Bus Mode: CPU address bit 15
- Pin $42 \cdot P50$ or RDPort1\
	- in Port Mode:
		- in Normal Mode: Port 5 Bit 0 (open drain output) in Special Mode: read port 1 (low active)
		- in Bus Mode: in Normal Mode: Port 5 Bit 0 (open drain output) in Special Mode: read port 1 (low active)
- Pin 43 : P51 or WR Port1\:
	- in Port Mode:
		- in Normal Mode: Port 5 Bit 1 (open drain output) in Special Mode: write port 1 (low active)
		- in Bus Mode:
			- in Normal Mode: Port 5 Bit 1 (open drain output) in Special Mode: write port 1 (low active)
- Pin $44:$ P52 or $\overline{\text{RDP}}$ ort2\:
	- in Port Mode:
		- in Normal Mode: Port 5 Bit 2 (open drain output) in Special Mode: read port 2 (low active)
	- in Bus Mode:
		- in Normal Mode: Port 5 Bit 2 (open drain output) in Special Mode: read port 2 (low active)
- Pin 45 : P53 or WRPort2\:
	- in Port Mode:
		- in Normal Mode: Port 5 Bit 3 (open drain output) in *Special Mode*: write port 2 (low active)
	- in Bus Mode:
		- in Normal Mode: Port 5 Bit 3 (open drain output) in Special Mode: write port 2 (low active)

Pin 46 : P54 or RDPort3. in Port Mode: in Normal Mode: Port 5 Bit 4 (open drain output) in Special Mode: read port 3 (low active) in Bus Mode: in Normal Mode: Port 5 Bit 4 (open drain output) in Special Mode: read port 3 (low active) Pin 47: P55 or WRPort3\: in Port Mode: in Normal Mode: Port 5 Bit 5 (open drain output) in Special Mode: write port 3 (low active) in Bus Mode: in Normal Mode: Port 5 Bit 5 (open drain output) in Special Mode: write port 3 (low active) Pin 48 : P70 or Memory Bank Address 0: in Port Mode: in Normal Mode: Port 7 Bit 0 in Special Mode: Memory Bank Address 0 in Bus Mode: in Normal Mode: Port 7 Bit 0 in Special Mode: Memory Bank Address 0 Pin 49 : P71 or Memory Bank Address 1: in Port Mode: in Normal Mode: Port 7 Bit 1 in Special Mode: Memory Bank Address 1 in Bus Mode: in Normal Mode: Port 7 Bit 1 in Special Mode: Memory Bank Address 1 Pin 50: P72 or Memory Bank Address 2: in Port Mode: in Normal Mode: Port 7 Bit 2 in Special Mode: Memory Bank Address 2 in Bus Mode: in Normal Mode: Port 7 Bit 2 in Special Mode: Memory Bank Address 2 Pin 51: P73 or Memory Bank Address 3: in Port Mode: in Normal Mode: Port 7 Bit 3 in Special Mode: Memory Bank Address 3

in Bus Mode: in Normal Mode: Port 7 Bit 3 in Special Mode: Memory Bank Address 3

Pin 52: P74 or Memory Bank Address 4: in Port Mode: in Normal Mode: Port 7 Bit 4 in Special Mode: Memory Bank Address 4 in Bus Mode: in Normal Mode: Port 7 Bit 4 in Special Mode: Memory Bank Address 4

4.5. Pin Circuits

Fig. 4-6: X1, X2

Fig. 4-10: P1, P2, P3, Timer (1, 2, 3), IR (Input only), in special mode: P5, P7, P8

 \mathbb{I} -0 42...60 in port mode $-$ GND

Fig. 4-7: Reset

Fig. 4-11: P5, P6, P7, P8 in port mode

Fig. 4-8: IM bus

Fig. 4-12: R/W, / P4, CCU 3001

Fig. 4-9: R/W, CCU 3000

- V_{SUP}

4.6. Electrical Characteristics

All voltages refer to ground.

4.6.1. Absolute Maximum Ratings

The total sum of all the sink currents of all ports together must not exceed 80 mA I_{outlow} and 280 mA – I_{out} high at any time. Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

4.6.2. Recommended Operating Conditions at $T_A = 0$ °C to 65°C

4.6.3. Recommended Crystal Characteristics at $C_{\text{XTAL1}} = C_{\text{XTAL2}} = 22$ pF; $C_{\text{strav}} \le 2$ pF; $C_L \approx 13$ pF

4.6.4. DC Characteristics at $T_A = 0$ °C to 65°C, $V_{SUP} = 5V$, $f_{CLK} = 8 MHz$

Bus Ports: P1, P2, P3, P4.

4.6.5. Using external devices

To avoid collision on the data bus during direction changes, the CCU data bus out buffers (active during PHI2 = '1' only) are disabled before the address, the R/ \overline{W} and the \overline{R}/W line changes ($t_{DHM} < t_{AH}$) This guarantees that no collision happens on the bus if the output drives of the external devices (ROM, RAM, Ports) are controlled with the R/ \overline{W} or \overline{R}/W signal and a read cycle follows a write cycle.

Important: In a write cycle the data-out drivers of the CCU set up the data bus lines. Then they leave these lines so that no drivers are active on the data bus. A few ns later the R/\overline{W} or the P5 select signal latch the data into the external device (Port out or Write into RAM). The same signal is used to enable the output drivers of external devices for reading so that another few ns later they drive the bus. The DATA BUS is used as DATA MEMORY for a few ns. This is the only way to make sure that, independent from the loads on the CCU address, data and control lines collisions are avoided and a maximum of access time is available for the memory.

IF YOU WANT TO WRITE TO EXTERNAL DEVICES THE DATA BUS MUST BE IN THE TRISTATE MODE DURING WRITE OPERATIONS OF THE CCU. No pullup or pull-down resistors are allowed.

Even in a good layout the capacitive load on the data bus is approx. 20 pF (2^* pin capacity and layout). Even in the worst case of a 1 $M\Omega$ leakage the time constant is approx. 20 µs. The max, time between disabling the bus drivers and the rising edge of R/\sqrt{W} is 20 ns.

4.6.6. AC Characteristics at $T_A = 0$ °C to 65°C, $V_{SUP} = 5$ V, $f_{CLK} = 8$ MHz, CI = 0 pF External Loads: add 0.75 ns/pF for controller output lines

Fig. 4-13: AC timing

4.6.7. IM Bus Waveforms

Fig. 4-14: IM bus waveforms

4.6.8. Description of the IM Bus

The INTERMETALL Bus (IM bus for short) was designed to control the DIGIT 2000 ICs by the CCU Central Control Unit. Via this bus the CCU can write data to the ICs or read data from them. This means that the CCU acts as a master, whereas all controlled ICs have purely slave status.

The IM bus consists of three lines for the signals Ident (ID), Clock (DL) and Data (D). The clock frequency range is 50 Hz to 1 MHz. Ident and clock are unidirectional from the CCU to the slave ICs, Data is bidirectional. Bidirectionality is achieved by using open-drain outputs. The 2.5 to 1 kOhm pull-up resistor common to all outputs must be connected externally.

The timing of a complete IM bus transaction is shown in Fig. 4-14. In the non-operative state the signals of all three bus lines are High. To start a transaction the CCU sets the ID signal to Low level, indicating an address transmission, and sets the CL signal to Low level as well

as to switch the first bit on the Data line. Then eight address bits are transmitted, beginning with the the LSB. Data takeover in the slave ICs occurs at the positive edge of the clock signal. At the end of the address byte the ID signal switches to High, initiating the address comparison in the slave circuits. In the addressed slave the IM bus interface switches over to Data read or write. because these functions are correlated to the address. Also controlled by the address the CCU now transmits eight or sixteen clock pulses, and accordingly one or two bytes of data are written into the addressed IC or read out from it, beginning with the LSB.

The completion of the bus transaction is signalled by a short Low state pulse of the ID signal. This initiates the storing of the transferred data.

For future software compatibility, the CCU must write a zero into all bits not currently used. When reading undefined or unused bits, the CCU must adopt "don't care" behavior.
4.6.9. Recommended Operating Conditions of IM Bus

4.6.10. Registers

5. Index

A

Access time, 5 Accu, 16, 17, 18, 22, 66 Accumulator, 14, 17 Adder, 16, 22, 66 Arithmetic unit, 14 Asynchronous interface, 14

\vert B

Bus external bit, 8

$|c|$

Clock, 4, 5, 10, 17, 21, 22, 32, 37, 66 Clock supervision, 4, 21 Control byte, 10, 22, 66 Control register, 5, 8, 12, 13 Counter, 14, 16

\overline{D}

Data transfer rate, 22 Direction register, 5, 6, 22, 66

E

EMU, 4, 12, 21 Event counter, 14

F

Frequency counter, 14

 \overline{G}

Generator, 4, 5, 14

H

Handshake, 12

H.

I/O lines, $4, 5$ I/O page, 5 IM bus interface, 4, 12, 13, 36 Internal time reference, 14

Interrupt, 4, 5, 10 Interrupt controller, 4, 5, 10, 11, 21, 22, 66 IR-input, 21, 22, 66 IR-input, 4

\Box

Lines, 4, 5, 6, 12, 34, 36, 65

M

Mask-programmed, 5 Master, 12, 22, 36, 66 Master address, 12, 22 Master data, 12, 22 Mode register, 22, 66 Multimaster ability, 12

$|O|$

Open drain outputs, 5 OSC_{, 5} Oscillator, 5, 8

\overline{P}

P4, 5, 8, 31, 33, 34 Page 0, 5 Φ 2, 5 Port 1, 5, 6, 22, 34, 35, 65, 66 Port 3, 5, 8, 22, 66 Port 6, 5 Port 8, 5 Power on, 4, 21 Prescaler, 14, 16, 17 Priority, 10 Pull-up resistor, 5, 8, 12, 36 Pull-up resistor, 12, 37 Pulse-length meter, 14 Push-pull outputs, 5 PWM, 14, 17

$|R|$

 R/\overline{W} mode, 8 R/W-line, 5, 34, 65 RAM, internal, 4 Rate multiplier, 14

ROM, 4

RTI, 10

$\vert S \vert$

Serial interface, 14 Slave registers, 12, 13 Speed, 12 Stand-by option, 4 Start and stop detector, 14

\mathbf{u}

Timer, 14 Timers, 4, 14, 17, 22, 66

W

Watchdog, 4, 19, 22, 66

$\overline{\mathbf{X}}$

X1, 34 X2, 34 XTAL1, 5 XTAL2, 5

6. Addendum: CCU 3000, CCU 3000-I EMU Versions

The CCU 3000 TCs 10, 12, 16, 1, and CCU 3000-I TCs 1 and 3 are emulator versions (EMUs). They differ from production versions in the programmability of control register bit 5: If this bit is set to 0, the CCU assumes to have a clock signal at its X1-pin instead of a crystal connected at pins X1 and X2. X2, in that case, works as a clock output delivering the inverted processor Φ 2 output signal.

Fig. 6-1: X1, X2 Position shown:
 Φ 2-switch = 1 XTAL-mode

7. Addendum: CCU 3000 1 um Version

As the 1 µm version of the CCU has faster pin signal drivers than the 1.2 µm version, it may be programmed to work in a kind of "slow mode", i.e.: the current of the pin driver transistors in that mode is limited to 35 to 40%. In this default mode it is compatible with the 1.2 μ m version.

7.1. Electrical Characteristics

7.1.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

7.1.2. Recommended Operating Conditions at $V_{DD} = 4.75$ V, $T_{AMB} = 0$ °C to 70°C

7.1.3. Recommended Crystal Characteristics at $C_{XTAL1} = C_{XTAL2} = 22$ pF \pm 1p; $C_{stray} \le 2$ pF

7.1.4. DC Characteristics at $V_{DD} = 4.75V$ to 5.25V, $T_{AMB} = 0$ °C to 70°C, $f_{XTAL} = 8$ MHz, for 68-Pin PLCC Package

7.1.5. AC Characteristics at $T_{AMB} = 0$ °C to 70°C, $V_{DD} = 4.75$ V to 5.25 V, CI = 0 pF
External Loads: add 0.75 ns/pF for controller output lines

8. Addendum: CCU 3000-I Specification

8.1. Changes to CCU3000

Instead of the Master/Slave IM bus Interface IM1 of CCU3000, an I²C/IM bus Master is used.

Source 3 of the interrupt controller is not connected. Its priority has to be set to '0'.

Source 4 of the interrupt controller is connected with Port81 (Special Input). Falling edges of port 8, bit 1 generate interrupts if the priority of this interrupt source is not set to 0. In I²C mode it is possible to switch I²C_CLK from IM1 CLK Pad to IM1 ID Pad. Therefore two I²C busses can be driven (see section 8.6. for details).

The CCU 3000-I is available in two different packages, see pages 71 to 73. All other features are the same as in CCU3000.

8.2. Definitions

8.3. Interrupt Definitions

8.4. Memory Mappings

Control register

Direction Register Port 1

Watchdog Port 1 Data

201H

202H

203H 204H

8.6. I²C and IM Bus Interface

The master bus interface can generate two different kinds of format:

- $1²C$ format
- $-$ IM format

The MSBit of the bus prescaler registers (address 2DBH) is used to switch I²C CLK between IM1 CLK Pad and IM1_ID_Pad. The remaining 7 bits can be used to set the bit rate.

where n is the value of bits 0 to 6 and the setting value $(0 =$ reset state means $n = 128$). A complete telegram is assembled by the software out of individual sections. Each section contains an 8-bit data. This data is written into one of the nine possible Control-Data registers. Depending on the chosen address, a certain part of an I²C or IM bus cycle is generated. By means of corresponding calling sequences it is therefore possible to join even very long telegrams (e.g. long data files for auto increment addressing of I²C slaves).

The software interface contains a 3 byte deep FIFO for the control-data registers as well as for the received data. Thus all IM and most of the I²C telegrams can be transmitted to the hardware without the software having to wait for empty space in the FIFO.

All address and data fields appearing on the bus are constantly read and written into the Read-FIFO. The software can then check these data in comparison with the scheduled data. If a read instruction is handled, the interface must set the data word FFH so that the responding slave can insert its data. In this case the Read-FIFO contains the read-in data.

If telegrams longer than 3 bytes are received, (1 address, 2 data bytes), the software must check the filling condition of the control data FIFO and, if necessary, fill it up (or read out the Read-FIFO). A variety of status flags is available for this purpose:

- The 'half-full' flag is set if there are more than two bytes available in the Transmit-FIFO.
- Bus Busy is activated by writing any byte to any one of the data transfer registers. It stays active until the I²C or IM bus activities are stopped after the stop condition generation. So 'Busy' becomes inactive after the data that was written in one of the four registers to terminate the bus action is completely shifted out. and the bus-specific stop condition is generated (see Fig. 2-22, 2-25).

Moreover, in the I²C mode the ACK-bit is recorded separately on the bus lines for the address and the data fields: however, the interface itself can set the address ACK=0. In any case the two ACK flags show the actual bus condition. These flags remain until the next I²C start condition is generated.

Table 2-1: I²C and IM bus interface registers

For example, the software has to work off the following sequence (ACK = 1) to read a 16-bit word from an l^2C device address 10H (on condition that the bus is not active):

The value 21H in the first step results from the device address in the 7 MSBs and the R/W-bit (read=1) in the LSB. If the telegrams are longer, the software has to ensure that neither the Control-Data-FIFO nor the Read-FIFO can overflow

To write data to this device:

The bus activity starts immediately after the first write to the Control-Data-FIFO. In the I²C mode the transmission can be synchronized by an artificial extension of the Low phase of the clock line. Transmission is not continued until the state of the clock line is High once again. Thus a slave (software slaves!) can adjust the transmission rate to its own abilities.

The I²C/IM bus interface is a pure Master system, Multimaster busses are not realizable.

The ident, clock and data terminal pins have open-drain outputs with weak pull-up transistors.

CCU 3000-I, CCU 3001-I

Fig. 2-20: Start condition I²C bus

Fig. 2-23: IM bus start condition

Fig. 2-21: Single bit on I²C bus

Fig. 2-22: Stop condition I²C bus

Fig. 2-25: Stop condition IM bus

CCU 3000-I, CCU 3001-I

Fig. 2-26: I²C/IM bus interface

8.7. Pin Connections and Short Descriptions

 $DA = IM$ bus data line of external devices = IM bus ident line of external devices ID

- $CL = IM$ bus clock line of external devices
- $SDA = I²C$ bus data line of external devices
- $SCL = I²C$ bus clock line of external devices
- = obligatory; connections depend on application X

CCU 3000-I, CCU 3001-I

CCU 3000-I, CCU 3001-I

8.7.1. DC Parameters ²C Bus Master Interface

The input and output parameters of the I²C bus interface (Clock and Data) are designed according to the INTER-METALL specification for Port and IM bus pins (the interface can also be operated as IM bus interface). The differences are:

The INTERMETALL parameters are equivalent to software I²C bus solutions using Port-lines for the bus. In applications with series resistors in the clock or data line these differences may become important.

8.8. List of Registers that Differ from CCU 3000, CCU 3001

The IM1 Registers of CCU3000 (Addr. from 0210H to 021BH) are no longer available.

9. Data Sheet History

1. Data Sheet "CCU 3000, CCU 3000-I, CCU 3001, CCU 3001-I", Feb. 14, 1995, 6251-367-1DS: First release of the data sheet.

MICRONAS INTERMETALL GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@intermetall.de Internet: http://www.intermetall.de

Printed in Germany by Simon Druck GmbH & Co., Freiburg (02/95) Order No. 6251-367-1DS

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery dates are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, MICRONAS INTERMETALL GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Reprinting is generally permitted, indicating the source. However, our prior consent must be obtained in all cases.

