

NO RECOMMENDED REPLACEMENT OBSOLETE PRODUCT Call Central Applications 1-800-442-7747

or email: centapp@harris.com

专业PCB打样工厂,24小时加急出货 CD22402

Sync Generator for TV Applications and Video Processing Systems

May 1999

Features

- Interlaced Composite Sync Output
- · Automatic Genlock Capability
- Crystal Oscillator Operation
- 525 or 625 Line Operation
- Vertical Reset Option
- Wide Power Supply Operating Voltage 4V to 15V

Applications

- Cameras
- Monitors and Displays
- CATV
- Teletext
- Video Games
- Sync Restorer
- Video Service Instruments

Part Number Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
CD22402D	-55 to 125	24 Ld SBDIP	D24.6
CD22402E	-40 to 85	24 Ld PDIP	E24.6

Pinout


Description

The Harris CD22402 (Note) is a CMOS LSI sync generator that produces all the timing signals required to drive a fully 2-to-1 interlaced 525-line 30-frame/second, or 625-line 25-frame/second TV camera or video processing system. A complete sync waveform is produced which begins each field with six serrated vertical sync pulses, preceded and followed by six half-width double frequency equalizing pulses. The sync output is gated by the master clock to preserve horizontal phase continuity during the vertical interval.

The CD22402 can be operated either in "genlock" mode, in which it is synchronized with a reference sync pulse train from another TV camera, or in "stand-alone" mode, in which it is synchronized with a local on-chip crystal oscillator (the crystal and two passive components are off chip). Also, the circuit can sense the presence or absence of a reference sync pulse train and automatically select the "genlock" or "stand-alone" mode.


A frame sync pulse is produced at the beginning of every odd field. The vertical counter can be reset to either the first equalizing pulse or the first vertical sync pulse of the vertical interval. The interlaced sync provided by the CD22402 differs from RS-170 by having slightly narrower sync and equalizing pulses. The clock frequency of 32 times horizontal rate allows for approximately 4us horizontal pulse widths and 2µs equalizing pulses. Otherwise operation can be phase locked to a color sub-carrier for a full interlaced operating system.

The CD22402 is operable with a single supply over a voltage range of 4V to 15V.



PIN NO.	SYMBOL	DESCRIPTION							
1	XRC	Delay, Genlock to Crystal Oscillator. Resistor, diode and capacitor connection for delay that automatically turns on the crystal oscillator when the genlock input is removed. When the signal on Terminal 1 is high the crystal oscillator is inhibited. Typical values for R and C are $1M\Omega$ and 0.001μ F. For operation as a crystal controlled stand alone sync generator without genlock, Terminal 1 should be hardwired to V _{SS} .							
2	ХТР	Crystal Oscillator Feedback Tap. Feedback connection (tap) for crystal oscillator. When a crystal (shunted by a 1M Ω resistor) is connected between this terminal and Terminal 23, and a 100pF capacitor is connected from this terminal to V _{SS} , the sync generator creates its own master frequency. For a 525-line, 30-frame/second raster, the crystal frequency is 504.000kHz (Note 1); and for a 625-line, 25-frame/second raster, the crystal frequency is 500.000kHz (Note 1).							
3	V _{SS}	Negative Power Supply Voltage. This terminal must be hardwired to Terminal 12 (V_{SS}).							
4	HD	Horizontal Drive Output							
5	MS	Mixed Sync Output							
6	С	Capacitor Connection for R-C Genlock Oscillator							
7	MBB	Mixed Beam Blanking Output							
8	VRE	Vertical Counter Reset to First Equalizing Pulse. A low level signal on this terminal resets the vertical counter to the first equalizing pulse of a field. When not in use this terminal should be connected to V _{DD} .							
9	VD	Vertical Drive Output							
10	VRV	Vertical Counter Reset to First Vertical Sync Pulse. A low level signal on this terminal resets the sync gere erator to the first vertical sync pulse of a field. For genlock operation, Terminal 10 is used as a resistor and carbon pacitor connection for an integrator network that detects vertical sync pulses in a master sync waveform to whic the sync generator is to be genlocked. R is $22k\Omega$, and C is 0.001μ F. When not in use this terminal should b connected to V _{DD} .							
11	нс	Horizontal Clamp Output							
12	V _{SS}	Negative Power Supply Voltage							
13	MPB	Mixed Processing Blanking Output							
14	HPB	Horizontal Processing Blanking Output							
15	FS2	Frame Sync Output (Odd Field). A pulse coinciding with the first equalizing pulse is produced at the beginnin of every odd field.							
16	SVD	Short Vertical Drive Output							
17	VPB	Vertical Processing Blanking Output							
18	SW	Operation Switch for 525-Line or 625-Line Raster. A high level signal on Terminal 18 causes the sync generator to generate a 625-line raster. An internal pulldown resistor is connected to Terminal 18, so in the absence of an applied input to this terminal, a 525-line raster is produced.							
19	V _{DD}	Positive Power Supply Voltage. V_{DD} can be any voltage between +4 and +15 relative to V_{SS} .							
20	GEN	Genlock Input Composite Sync. A negative going reference mixed sync waveform applied to Terminal 20 dis ables the crystal oscillator and locks the R-C genlock oscillator to the horizontal pulses of the reference syn waveform. Vertical sync detection is achieved by an R-C integrator connected from Terminal 20 to Terminal 1 (vertical reset to first vertical sync pulse). An internal pull-up resistor is connected to Terminal 20 so that in the absence of an applied input the crystal oscillator is enabled and the R-C genlock oscillator is disabled.							
21	XR	Delay, Genlock to Crystal Oscillator, Resistor and Diode Connection for Delay, Genlock to Crystal Oscillator. Automatically turns on the crystal oscillator when the input to Terminal 20 is removed.							
22	RC	Resistor and Capacitor Connection for Genlock Oscillator. If the genlock oscillator is not used this terminal should be connected to V_{SS} . C should be 100pF, and R should be a 10k Ω potentiometer.							
23	XIN	Master Frequency Input.							
24	R	Resistor Connection for Genlock Oscillator.							

CD22402



Absolute Maximum Ratings

Operating Conditions

Temperature Range	
CD22402D	
CD22402E	-40 ^o C to 85 ^o C

Thermal Information

Thermal Resistance (Typical, Note 1)	0/(()	θ _{JC} (^o C/W)
SBDIP Package	50	10
PDIP Package	50	N/A
Maximum Junction Temperature (SBDIP P		175 ⁰ C
Maximum Junction Temperature (PDIP Pa	ackage)	150 ⁰ C
Maximum Storage Temperature Range .		5 ^o C to 150 ^o C
Maximum Lead Temperature (Soldering 1	0s)	300 ⁰ C
(SOIC - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Values at -55°C, 25°C, 125°C Apply to D Package

2. To prevent damage to the input protection circuit, input signals should never be greater than V_{DD} nor less than V_{SS}. Input currents must not exceed 10mA even when the power is off.

3. A connection must be provided at every input terminal. All unused inputs must be connected to V_{DD} or V_{SS}, whichever is appropriate.

PARAMETER	SYMBOL	TEST CONDITIONS						25 ^o C			
		V _O (V)	V _{DD} (V)	-55 ⁰ C	-40 ⁰ C	85 ⁰ C	125 ⁰ C	MIN	ТҮР	мах	UNITS
DC ELECTRICAL SPECIFIC	ATIONS										
Quiescent Device Current	I _{DD} (Max)	-	5	-	-	-	-	0.5	0.75	1	mA
		-	10	-	-	-	-	1.5	2	2.5	mA
		-	15	-	-	-	-	3	4	5	mA
Output Low (Sink) Current	I _{OL} (Min)	0.5	5	100	96	66	56	80	160	-	μΑ
		5	5	1200	1155	787	672	960	1920	-	μΑ
		0.5	10	248	239	164	140	200	400	-	μΑ
		10	10	3000	2868	1968	1680	2400	4800	-	μΑ
Output High (Source) Cur- rent	I _{OH} (Min)	4.5	5	-100	-96	-66	-56	-80	-160	-	μΑ
		0	5	-1200	-1155	-787	-672	-960	-1920	-	μΑ
		9.5	10	-248	-239	-164	-140	-200	-400	-	μΑ
		0	10	-3000	-2868	-1968	-1680	-2400	-4800	-	μΑ
Output Voltage Low Level	V _{OL} (Max)	-	5	0.15	0.15	0.15	0.15	-	-	0.15	V
		-	10	0.15	0.15	0.15	0.15	-	-	0.15	V
Output Voltage High Level	V _{OH} (Min)	-	5	4.85	4.85	4.85	4.85	4.85	-	-	V
		-	10	9.85	9.85	9.85	9.85	9.85	-	-	V
Input Low Voltage	V _{IL} (Max)	0.5, 4.5	5	1.5	1.5	1.4	1.4	-	2.25	1.5	V
		1, 9	10	3	3	2.9	2.9	-	4.5	3	V
Input High Voltage	V _{IH} (Min)	0.5, 4.5	5	3.6	3.6	3.5	3.5	3.5	2.25	-	V
		1, 9	10	7.1	7.1	7	7	7	4.5	-	V
Input Current	I _{IN} (Max)	-	-	-	-	-	-	-	10	-	pА


Refer to the CD4000B Series data book 250.5 for general operating and application considerations.

		TEST CONDITIONS	MIN	ТҮР	МАХ	UNITS
PARAMETER (NOTE 4)	SYMBOL	V _{DD} (V)				
Output State Propagation Delay Time (50% to 50%)						
Low-to-High Level	^t PLH	5	-	40	80	ns
High-to-Low Level	tPHL	10	-	20	40	ns
Output State Transition Time (10% to 90%)						
Low-to-High	t _{TLH}	5	-	45	90	ns
High-to-Low	t _{THL}	10	-	30	60	ns
Input Capacitance (Per Input)	Cl	-	-	5	-	pF

NOTE:

4. The characteristics given are defined for unbuffered gate in the CMOS process of the CD22402.

Logic Diagram




NOTES:

5. Pin 21 high when pin 20 is high (or open).


6. Pin 1 high inhibits clock.

FIGURE 1. DETAIL OF THE OSCILLATOR/GENLOCK PORTION OF THE CD22402












CD22402







NOTES:

7. Waveforms shown are for 525 line/60Hz, line number in parenthesis are for (625 line/50Hz).

8. Timing widths by clock count; for 525 line, 1 CLK = 1.98µs; for 625 line, 1 CLK = 2µs; 1 horizontal period = 32 CLKS.

FIGURE 10. EXPANDED VERTICAL-TIMING WAVEFORM DETAIL OF SYNC GENERATOR TIMING (MIXED BEAM BLANKING - PIN 7)

