DATA SHEET

FB2031

9-bit latched/registered/pass-thru Futurebus+ transceiver

Product specification

1995 May 25

IC19 Data Handbook







9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

FEATURES

- Latched, registered or straight through in either A to B or B to A path
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL open collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Each BTL driver has a dedicated Bus GND for a signal return
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up/power down operation
- Low I_{CC} current
- Tight output skew
- Supports live insertion


QUICK REFERENCE DATA

SYMBOL	PARAME	ΓER	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay An to Bn		2.7	ns
t _{PLH} t _{PHL}	Propagation delay Bn to An		4.4 4.2	ns
C _O	Output capacitance (B0 - Bn on	ly)	6	pF
I _{OL}	Output current (B0 - Bn only)		100	mA
		AIn to Bn (outputs Low or High)	17	mA
Icc	Supply current Bn to AOn (outputs Low)		50	mA
		Bn to AOn (outputs High)	25	1

ORDERING INFORMATION

PACKAGE	COMMERCIAL RANGE V _{CC} = 5V±10%; T _{amb} = 0°C to +70°C	INDUSTRIAL RANGE $V_{CC} = 5V\pm10\%$; $T_{amb} = -40$ °C to +85°C	DRAWING NUMBER
52-pin Plastic Quad Flat Pack (QFP)	FB2031BB	CD3206BB	SOT379-1

PIN CONFIGURATION



9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

DESCRIPTION

The FB2031 is a 9-bit latched/registered transceiver featuring a latched, registered or pass-thru mode in either the A-to-B or B-to-A direction. The FB2031 is intended to provide the electrical interface to a high performance wired-OR bus.

The TTL-level side (A port) has a common I/O. The common I/O, open collector B port operates at BTL signal levels. The logic element for data flow in each direction is controlled by two mode select inputs (SEL0 and SEL1). A "00" configures latches in both directions. A "10" configures thru mode in both directions. A "01" configures register mode in both directions. A "11" configures register mode in the A-to-B direction and latch mode in the B-to-A direction.

When configured in the buffer mode, the inverse of the input data appears at the output port. In the register mode, data is stored on the rising edge of the appropriate clock input (LCAB or LCBA). In the latch mode, clock pins serve as transparent-Low latch enables. Regardless of the mode, data is inverted from input to output.

The 3-State A port is enabled by asserting a High level on OEA. The B port has two output enables, OEB0 and $\overline{\text{OEB1}}$. Only when OEB0 is High and $\overline{\text{OEB1}}$ is Low is the output enabled.

When either OEB0 is Low or OEB1 is High, the B port is inactive and is pulled to the level of the pullup voltage. New data can be entered in the register and latched modes or can be retained while the associated outputs are in 3-State (A port) or inactive (B port).

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port insure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V

The B-port interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption by reducing voltage swing (1V p-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

Output clamps are provided on the BTL outputs to further reduce switching noise. The " V_{OH} " clamp reduces inductive ringing effects during a Low-to-High transition. The " V_{OH} " clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL 0.5V V_{OL} level. This clamp remains active for approximately 100ns after a High-to-Low transition.

To support live insertion, OEB0 is held Low during power on/off cycles to insure glitch-free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while V_{CC} is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky diode, and also bias the B port output pins to a voltage between 1.62V and 2.1V. This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS V pin should be tied to a V_{CC} pin.

The LOGIC GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be infrequent and impossible to troubleshoot.

As with any high power device, thermal considerations are critical. It is recommended that airflow (300lfpm) and/or thermal mounting be used to ensure proper junction temperature.

PACKAGE THERMAL CHARACTERISTICS

PARAMETER	CONDITION	52-PIN PLASTIC QFP
θја	Still air	80°C/W
θja	300 Linear feet per minute air flow	58°C/W
θjc	Thermally mounted on one side to heat sink	20°C/W

PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
A0 – A8	50, 52, 2, 4, 6, 8, 10, 12, 14	I/O	BiCMOS data inputs/3-State outputs (TTL)
B0 – B8	40, 38, 36, 34, 32, 30, 28, 26, 24	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
OEB0	46	Input	Enables the B outputs when High
OEB1	45	Input	Enables the B outputs when Low
OEA	47	Input	Enables the A outputs when High
BUS GND	25, 27, 29, 31, 33, 35, 37, 39, 41	GND	Bus ground (0V)
LOGIC GND	51, 1, 3, 5, 7, 9, 11, 13	GND	Logic ground (0V)
V _{CC}	23, 43, 49	Power	Positive supply voltage
BIAS V	48	Power	Live insertion pre-bias pin
BG V _{CC}	17	Power	Band Gap threshold voltage reference
BG GND	19	GND	Band Gap threshold voltage reference ground
SEL0	20	Input	Mode select
SEL1	15	Input	Mode select
LCAB	18	Input	A to B clock/latch enable (transparent latch when Low)
LCBA	16	Input	B to A clock/latch enable (transparent latch when Low)
TMS	42	Input	Test Mode Select (optional, if not implemented then no connect)
TCK	44	Input	Test Clock (optional, if not implemented then no connect)
TDI	22	Input	Test Data In (optional, if not implemented then no connect)
TDO	21	Output	Test Data Out (optional, if not implemented then shorted to TDI)

FB2031

FUNCTION TABLE

MODE	1				INPUT	S				OUTI	PUTS
MODE	An	Bn*	OEB0	OEB1	OEA	LCAB	LCBA	SEL0	SEL1	An	Bn
An to Bn thru mode	L		Н	L	L	Х	Х	Н	L	input	H**
An to Bri thru mode	Н	_	Н	L	L	Х	Х	Н	L	input	L
An to Do transparent lateb	L		Н	L	L	L	Х	L	L	input	H**
An to Bn transparent latch	Н		Н	L	L	L	Х	L	L	input	L
An to Bn latch and read	I	-	Н	L	L	1	Х	L	L	input	H**
All to billatch and read	h		Н	L	L	1	Х	L	L	input	L
Bn outputs latched and read (preconditioned latch)	Х	_	н	L	Х	Н	Х	L	L	Х	latched data
An to Dn register	I		Н	L	L	1	Х	Х	Н	input	H**
An to Bn register	h	<u> </u>	Н	L	L	1	Х	Х	Н	input	L
Bn to An thru mode		L	Disa	able	Н	Х	Х	Н	L	Н	input
Bh to An thru mode		Н	Disa	able	Н	Х	Х	Н	L	L	input
	T -	L	Disa	able	Н	Х	L	L	L	Н	input
Do to An transparent lateb		Н	Disa	able	Н	Х	L	L	L	L	input
Bn to An transparent latch		L	Disa	able	Н	Х	L	Н	Н	Н	input
		Н	Disa	able	Н	Х	L	Н	Н	L	input
		ı	Disa	able	Н	Х	1	L	L	Н	input
Bn to An latch and read		h	Disa	able	Н	Х	1	L	L	L	input
bn to An latch and read		ı	Disa	able	Н	Х	1	Н	Н	Н	input
	_	h	Disa	able	Н	Х	1	Н	Н	L	input
An outputs latched and read		Х	Х	Х	Н	Х	Н	L	L	latched data	Х
(preconditioned latch)	_	Х	Х	Х	Н	Х	Н	Н	Н	latched data	Х
Do to An register		I	Disa	able	Н	Х	1	L	Н	Н	input
Bn to An register	_	h	Disa	able	Н	Х	1	L	Н	L	input
Disable Bn outputs	Х	Х	L	Х	Х	Х	Х	Х	Х	Х	H**
Disable bil outputs	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	H**
Disable An outputs	Х	Х	Х	Х	L	Х	Х	Х	Х	Z	Х

FUNCTION SELECT TABLE

MODE SELECTED	SEL0	SEL1
Thru mode	Н	L
Register mode (An to Bn)	X	Н
Latch mode (An to Bn)	L	L
Register mode (Bn to An)	L	Н
Latch mode (Bn to An)	L	L
Later mode (Bit to Air)	Н	Н

NOTES:

H = High voltage level

L = Low voltage level

I = Low voltage level one set-up time prior to the Low-to-High LCXX transition

h = High voltage level one set-up time prior to the Low-to-High LCXX transition X = Don't care

Z = High-impedance (OFF) state

= Input not externally driven

 \uparrow = Low-to-High transition


H** = Goes to level of pull-up voltage

 $\overline{\text{Bn}}^* = \text{Precaution should be taken to}$ ensure B inputs do not float. If they do, they are equal to Low state.

Disable = OEB0 is Low or $\overline{OEB1}$ is High.

FB2031

LOGIC DIAGRAM



9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage		-0.5 to +7.0	V
V _{IN}	Input voltage	All inputs except BO – B8	-1.2 to +7.0	V
		B0 – B8	-1.2 to +3.5	1
I _{IN}	Input current	-	-40 to +5.0	mA
V _{OUT}	Voltage applied to output in High output state		-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state A0 – A8		48	mA
		B0 – B8	200	
T _{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Industrial)

SYMBOL	PARA	METER		LIMITS		UNIT	
					MAX		
V _{CC}	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	Except B0-B8	2.0			V	
		B0 – B8	1.62	1.55		1	
V _{IL}	Low-level input voltage	Except BO - B8			0.8	V	
		B0 – B8			1.47	1	
I _{IK}	Input clamp current	Control inputs			-40	mA	
		BO – B8 & A0 – A8			-18	1	
I _{OH}	High-level output current	A0 – A8			-3	mA	
I _{OL}	Low-level output current	A0 – A8			24	mA	
		B0 – B8			100		
I _{IA}	Off device input current	Except $\overline{B0} - \overline{B8}$, V _I = 0 to 5.5V, V _{CC} = 0V			100	μΑ	
C _{OB}	Output capacitance of B port			6	7	pF	
T _{amb}	Operating free-air temperature rai	nge	-40		+85	°C	

RECOMMENDED OPERATING CONDITIONS (Commercial)

SYMBOL	PARAMETER			LIMITS		UNIT	
		MIN	TYP	MAX	1		
V _{CC}	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	Except B0-B8	2.0			V	
		B0 – B8	1.62	1.55		1	
V _{IL}	Low-level input voltage	Except BO - B8			0.8	V	
		B0 – B8			1.47	1	
I _{IK}	Input clamp current	Control inputs			-40	mA	
		BO – B8 & A0 – A8			-18	1	
I _{OH}	High-level output current	A0 – A8			-3	mA	
I _{OL}	Low-level output current	A0 – A8			24	mA	
		B0 – B8			100	1	
I _{IA}	Off device input current	Except $\overline{B0} - \overline{B8}$, V _I = 0 to 5.5V, V _{CC} = 0V			100	μА	
C _{OB}	Output capacitance of B port			6	7	pF	
T _{amb}	Operating free-air temperature rang	ge	0		+70	°C	

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

DC ELECTRICAL CHARACTERISTICS (Industrial)

Over recommended operating free-air temperature range unless otherwise noted.

SYMBOL	PARAMETER	R	TEST CONDITIONS ¹	TEST CONDITIONS ¹ LIMIT		i	UNIT
				MIN	TYP ²	MAX	1
I _{OH}	High level output current	B0 – B8	V _{CC} = MAX, V _{IL} = MAX, V _{IH} = MIN, V _{OH} = 1.9V			100	μΑ
I _{OFF}	Power-off output current	B0 – B8	$V_{CC} = 0.0V, V_{IL} = MAX, V_{IH} = MIN, V_{OH} = 1.9V$			200	μА
V _{OH}	High-level output voltage	A0 – A8 ⁴	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = -24mA	2.0			V
			V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = -3mA	2.5	2.85		1
		A0 – A8 ⁴	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 24mA$			0.5	
V_{OL}	Low-level output voltage	B0 – B8	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 80mA$.75	1.0	1.1	٧
			$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 100mA$			1.15]
			$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 80mA$			1.15]
			$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 4mA$	0.5			
V _{IK}	Input clamp voltage	Control pins	$V_{CC} = MIN, I_I = I_{IK}$			-0.5	
		A0 – A8 B0 – Bn	V _{CC} = MIN, I _I = -18mA			-1.2	٧
II	Input current at maximum input voltage	Except B0-B8	$V_{CC} = MAX$, $V_I = 0.5V$ or 5.5V			±50	μΑ
I _{IH}	High-level input current	Except B0-B8	$V_{CC} = MAX, V_I = 2.7V$			20	μА
		B0 – B8	$V_{CC} = MAX, V_I = 1.9V$			100	1
			$V_{CC} = MAX, V_{I} = 3.5V^{5}$	100			mA
I _{IL}	Low-level input current	Except B0-B8	$V_{CC} = MAX, V_I = 0.5V$			-20	μА
		B0 – B8	$V_{CC} = MAX, V_I = 0.75V$			-100	1
I _{IH} + I _{OZH}	Off-state I/O High current	A0 – A8	$V_{CC} = MAX, V_O = 2.7V$			50	μΑ
I _{IL} + I _{OZL}	Off-state I/O Low current	A0 – A8	$V_{CC} = MAX, V_O = 0.5V$			-50	μΑ
los	Short-circuit output current ³	A0 – A8 only	$V_{CC} = MAX, V_O = 0.0V$	-45		-150	mA
		An to Bn	V _{CC} = MAX, outputs Low or High		17	30	
		Bn to An	V _{CC} = MAX, outputs Low		50	78]
I_{CC}	Supply current (total)	Bn to An	V _{CC} = MAX, outputs High		25	45	mΑ
		I _{CCZ}	V _{CC} = MAX, outputs 3-State		28	50	1
		Worst case	V _{CC} = MAX, all A and B outputs on		50	78	1

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- 4. Due to test equipment limitations, actual test conditions are V_{IH} = 1.8V and V_{IL} = 1.3V for the B side.
 5. For B port input voltage between 3 and 5 volts I_{IH} will be greater than 100μA, but the parts will continue to function normally.
- 6. BO B8 clamps remain active for a minimum of 80ns following a High-to-Low transition.
- Temperature range: 0 to +85°C.
- Temperature range: -40 to 0°C.

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

DC ELECTRICAL CHARACTERISTICS (Commercial)

Over recommended operating free-air temperature range unless otherwise noted.

OVMDOL	DADAMETER		TEST CONDITIONS		LIMITS	i	
SYMBOL	PARAMETER	i.	TEST CONDITIONS ¹	MIN	TYP ²	MAX	UNIT
I _{OH}	High level output current	B0 – B8	$V_{CC} = MAX$, $V_{IL} = MAX$, $V_{IH} = MIN$, $V_{OH} = 1.9V$			100	μΑ
I _{OFF}	Power-off output current	B0 – B8	$V_{CC} = 0.0V, V_{IL} = MAX, V_{IH} = MIN, V_{OH} = 1.9V$			100	μΑ
V _{OH}	High-level output voltage	A0 – A8 ⁴	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OH} = -24mA$	2.0			V
VОН	Tilgil-level output voltage		$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OH} = -3mA$	2.5	2.85		\ \ \
		A0 – A8 ⁴	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 24mA$			0.5	
V_{OL}	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 80mA$.75	1.0	1.1	V
V OL	Low-level output voltage	B0 – B8	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 100mA$			1.15] '
			$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 4mA$	0.5			
		Control pins	$V_{CC} = MIN, I_I = I_{IK}$			-0.5	
V_{IK}	Input clamp voltage	$\frac{A0 - A8}{B0 - Bn}$	V _{CC} = MIN, I _I = -18mA			-1.2	V
I _I	Input current at maximum input voltage	Except B0-B8	$V_{CC} = MAX, V_{I} = 0.0V \text{ or } 5.5V$			±50	μА
		Except B0-B8	V _{CC} = MAX, V _I = 2.7V			20	
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 1.9V$			100	μΑ
		B0 – B8	V _{CC} = MAX, V _I = 3.5V ⁵	100			mA
I _{IL}	Low-level input current	Except B0-B8	$V_{CC} = MAX, V_I = 0.5V$			-20	μА
	·	B0 – B8	$V_{CC} = MAX, V_I = 0.75V$			-100	1
I _{IH} + I _{OZH}	Off-state I/O High current	A0 – A8	$V_{CC} = MAX, V_O = 2.7V$			50	μΑ
I _{IL} + I _{OZL}	Off-state I/O Low current	A0 – A8	$V_{CC} = MAX, V_O = 0.5V$			-50	μΑ
Ios	Short-circuit output current ³	A0 – A8 only	$V_{CC} = MAX, V_O = 0.0V$	-45		-150	mA
		An to Bn	V _{CC} = MAX, outputs Low or High		17	30	
		Bn to An V	V _{CC} = MAX, outputs Low		50	78	
I_{CC}	Supply current (total)	Bn to An	V _{CC} = MAX, outputs High		25	45	mA
		I _{CCZ}	V _{CC} = MAX, outputs 3-State		28	50]
		Worst case	V _{CC} = MAX, all A and B outputs on		50	78	1

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.
- 3. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- 4. Due to test equipment limitations, actual test conditions are $V_{IH} = 1.8V$ and $V_{IL} = 1.3V$ for the B side.
- 5. For B port input voltage between 3 and 5 volts I_{IH} will be greater than 100μA, but the parts will continue to function normally.
 6. B0 B8 clamps remain active for a minimum of 80ns following a High-to-Low transition.

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

LIVE INSERTION SPECIFICATIONS

SYMBOL	PARAMETER			LIMITS			
STWIBOL		FARAWEIEN			MAX	UNIT	
V _{BIASV}	Bias pin voltage	$V_{CC} = 0 \text{ to } 5.25V, \overline{Bn} = 0 \text{ to } 2.0V$	4.5		5.5	V	
laa	Bias pin DC current	$V_{CC} = 0$ to 4.75V, $\overline{Bn} = 0$ to 2.0V, Bias V = 4.5 to 5.5V			1	mA	
IBIASV	Bias piri DC current	$V_{CC} = 4.5 \text{ to } 5.5 \text{V}, \overline{Bn} = 0 \text{ to } 2.0 \text{V},$ Bias V = 4.5 to 5.5 V			10	μΑ	
V _{Bn}	Bus voltage during prebias	$\overline{B0} - \overline{B8} = 0$ V, Bias V = 5.0V	1.62		2.1	V	
I _{LM}	Fall current during prebias	$\overline{B0} - \overline{B8} = 2V$, Bias $V = 4.5$ to $5.5V$	1			μΑ	
I _{HM}	Rise current during prebias	$\overline{B0} - \overline{B8} = 1V$, Bias $V = 4.5$ to $5.5V$	-1			μΑ	
I <u>Bn</u> PEAK	Peak bus current during insertion	$V_{CC} = 0$ to 5.25V, $\overline{B0} - \overline{B8} = 0$ to 2.0V, Bias V = 4.5 to 5.5V, OEB0 = 0.8V, $t_r = 2$ ns			10	mA	
I _{OI} OFF	Power up current	$V_{CC} = 0$ to 5.25V, OEB0 = 0.8V			100	μΑ	
IOLOTT	i ower up current	$V_{CC} = 0$ to 2.2V, OEB0 = 0 to 5V			100	μΑ	
t _{GR}	Input glitch rejection	V _{CC} = 5.0V		1.35	1.0	ns	

AC ELECTRICAL CHARACTERISTICS (Industrial)

					A PORT L	IMITS			
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = C _L = 5	+25°C, V ₍ 50pF, R _L =	CC = 5V, : 500Ω	$V_{CC} = 5$	0 to +85°C, 5V±10%, R _L = 500Ω	UNIT	
			MIN	TYP	MAX	MIN	MAX		
f _{MAX}	Maximum clock frequency	Waveform 4	120	150		100		MHz	
t _{PLH} t _{PHL}	Propagation delay (thru mode) Bn to An	Waveform 1, 2	2.5 2.4	4.4 4.2	5.9 5.5	2.3 2.4	7.0 6.2	ns	
t _{PLH} t _{PHL}	Propagation delay (transparent latch) Bn to An	Waveform 1, 2	2.9 2.8	4.6 4.3	6.2 5.9	2.7 2.5	7.1 7.0	ns	
t _{PLH} t _{PHL}	Propagation delay LCBA to An	Waveform 1, 2	2.6 2.4	4.1 4.7	5.5 6.1	2.0 2.0	6.2 6.8	ns	
t _{PLH} t _{PHL}	Propagation delay SEL0 or SEL1 to An	Waveform 1, 2	1.5 1.7	3.8 3.9	5.2 6.0	1.2 1.5	6.2 6.5	ns	
t _{PZH} t _{PZL}	Output enable time from High or Low OEA to An	Waveform 5, 6	2.1 2.0	3.5 3.8	4.8 5.3	1.8 1.7	6.0 6.3	ns	
t _{PHZ} t _{PLZ}	Output disable time to High or Low OEA to An	Waveform 5, 6	1.9 1.7	3.4 3.2	4.8 4.8	1.6 1.5	5.5 5.5	ns	
t _{TLH} t _{THL}	Output transition time, An Port 10% to 90%, 90% to 10%	Test Circuit and Waveforms				3.0 1.7	7.5 4.0	ns	
t _{SK} (o)	Output to output skew for multiple channels ¹	Waveform 3		0.5	1.0		1.5	ns	
t _{SK} (p)	Pulse skew ² t _{PHL} - t _{PLH} _{MAX}	Waveform 2		0.5	1.0		1.0	ns	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- 4. Due to test equipment limitations, actual test conditions are V_{IH} = 1.8V and V_{IL} = 1.3V for the B side.
- 5. For B port input voltage between 3 and 5 volts I_{IH} will be greater than 100μA, but the parts will continue to function normally.
- 6. $\overline{B0} \overline{B8}$ clamps remain active for a minimum of 80ns following a High-to-Low transition.

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

AC ELECTRICAL CHARACTERISTICS (Industrial)

					B PORT	LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = C _D = 3	+25°C, V ₍ 0pF, R _U =	CC = 5V, : 16.5Ω	$V_{CC} = 5$	0 to +85°C, V±10%, R _U = 16.5Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	1
t _{PLH} t _{PHL}	Propagation delay (thru mode) An to Bn	Waveform 1, 2	1.0 1.0	3.0 2.7	5.0 4.0	1.5 1.5	5.7 4.5	ns
t _{PLH} t _{PHL}	Propagation delay (transparent latch) An to Bn	Waveform 1, 2	1.0 1.0	3.2 3.1	5.0 4.2	1.5 1.5	5.5 5.0	ns
t _{PLH} t _{PHL}	Propagation delay LCAB to Bn	Waveform 1, 2	2.0 1.5	4.0 4.0	5.5 5.5	1.5 1.5	6.5 6.0	ns
t _{PLH} t _{PHL}	Propagation delaySEL0 or SEL1 to Bn	Waveform 1, 2	2.0 1.5	3.5 2.3	5.5 4.5	2.0 1.0	6.1 5.5	ns
t _{PZH} t _{PZL}	Enable/disable time OEB0 or OEB1 to Bn	Waveform 1, 2	1.5 1.2	3.0 2.4	5.0 4.5	1.0 1.0	5.7 5.5	ns
t _{TLH} t _{THL}	Output transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.0 0.6		2.0 3.0	0.9 0.6	3.0 3.0	ns
t _{SK(o)}	Output to output skew for multiple channels ¹	Waveform 3	1.0	0.4		1.6	1.6	ns
t _{SK} (p)	Pulse skew ² t _{PHL} - t _{PLH} _{MAX}	Waveform 2		0.3	1.0		1.5	ns

It_{PN}actual – t_{PM}actual | for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).
 t_{SK}(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

AC ELECTRICAL CHARACTERISTICS (Commercial)

					A PORT L	IMITS		
SYMBOL	PARAMETER	TEST CONDITION		+25°C, V ₍ 50pF, R _L =		$V_{CC} = 5$	to +70°C, V±10%, R _L = 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 4	120	150		100		MHz
t _{PLH} t _{PHL}	Propagation delay (thru mode) Bn to An	Waveform 1, 2	2.5 2.4	4.4 4.2	5.9 5.5	2.3 2.4	6.6 5.9	ns
t _{PLH} t _{PHL}	Propagation delay (transparent latch) Bn to An	Waveform 1, 2	2.9 2.8	4.6 4.3	6.2 5.9	2.7 2.5	7.0 6.5	ns
t _{PLH} t _{PHL}	Propagation delay LCBA to An	Waveform 1, 2	2.6 2.4	4.1 4.7	5.5 6.1	2.0 2.0	6.0 6.5	ns
t _{PLH} t _{PHL}	Propagation delay SEL0 or SEL1 to An	Waveform 1, 2	1.5 1.7	3.8 3.9	5.2 6.0	1.2 1.5	6.0 6.5	ns
t _{PZH} t _{PZL}	Output enable time from High or Low OEA to An	Waveform 5, 6	2.1 2.0	3.5 3.8	4.8 5.3	1.8 1.7	5.8 6.0	ns
t _{PHZ} t _{PLZ}	Output disable time to High or Low OEA to An	Waveform 5, 6	1.9 1.7	3.4 3.2	4.8 4.8	1.6 1.5	5.4 5.4	ns
t _{TLH} t _{THL}	Output transition time, An Port 10% to 90%, 90% to 10%	Test Circuit and Waveforms				2.0 1.0	7.5 3.5	ns
t _{SK} (o)	Output to output skew for multiple channels ¹	Waveform 3		0.5	1.0		1.5	ns
t _{SK} (p)	Pulse skew ² t _{PHL} - t _{PLH} _{MAX}	Waveform 2		0.5	1.0		1.0	ns

NOTES:

It_{PN}actual – t_{PM}actual | for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).
 t_{SK}(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

AC ELECTRICAL CHARACTERISTICS (Commercial)

					B PORT	LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} = -	+25°C, V ₍ 0pF, R _U =	_{CC} = 5V, : 16.5Ω	$V_{CC} = 5$	to +70°C, V±10%, R _U = 16.5Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay (thru mode) An to Bn	Waveform 1, 2	1.0 1.0	3.0 2.7	5.0 4.0	1.0 0.5	5.5 4.5	ns
t _{PLH} t _{PHL}	Propagation delay (transparent latch) An to Bn	Waveform 1, 2	1.0 1.0	3.2 3.1	5.0 4.2	1.0 0.8	5.5 4.5	ns
t _{PLH} t _{PHL}	Propagation delay LCAB to Bn	Waveform 1, 2	2.0 1.5	4.0 4.0	5.5 5.5	1.5 1.0	6.0 6.0	ns
t _{PLH} t _{PHL}	Propagation delaySEL0 or SEL1 to Bn	Waveform 1, 2	2.0 1.5	3.5 2.3	5.5 4.5	2.0 1.0	6.0 5.0	ns
t _{PZH} t _{PZL}	Enable/disable time OEB0 or OEB1 to Bn	Waveform 1, 2	1.5 1.5	3.0 2.4	5.0 4.5	1.0 0.8	5.5 5.5	ns
t _{TLH} t _{THL}	Output transition time, Bn Port (1.3V to 1.8V)	Test Circuit and Waveforms	1.0 0.6		2.0 3.0	1.0 0.6	2.3 2.3	ns
t _{SK(o)}	Output to output skew for multiple channels ¹	Waveform 3		0.4	1.0		1.6	ns
t _{SK} (p)	Pulse skew ² t _{PHL} - t _{PLH} _{MAX}	Waveform 2		0.3	1.0		1.5	ns

NOTES:

AC SETUP REQUIREMENTS (Industrial)

					LIMI	TS		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} =	+25°C, V ₍	_{CC} = 5V,	T _{amb} = -40 V _{CC} = 5) to +85°C, V±10%,	UNIT
			C _L R _L	side) B side)				
			MIN	TYP	MAX	MIN	MAX	
t _s (H) t _s (L)	Setup time An to LCAB	Waveform 4	1.0 1.0			1.5 1.0		ns
t _h (H) t _h (L)	Hold time An to LCAB	Waveform 4	1.0 1.0			2.0 1.0		ns
t _s (H) t _s (L)	Setup time Bn to LCBA	Waveform 4	2.0 2.0			3.0 3.0		ns
t _h (H) t _h (L)	Hold time Bn to LCBA	Waveform 4	0.0 0.0			0.0 0.0		ns
t _w (H) t _w (L)	Pulse width, High or Low LCAB or LCBA	Waveform 4	3.0 3.0			3.0 3.0		ns

It_{PN}actual – t_{PM}actual | for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V_{CC}, loading, etc.).

^{2.} t_{SK}(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

9-bit latched/registered/pass-thru Futurebus+ transceiver


FB2031

AC SETUP REQUIREMENTS (Commercial)


					LIMI'	TS		
SYMBOL	PARAMETER	TEST CONDITION	T _{amb} =	+25°C, V ₍	_{CC} = 5V,	T _{amb} = 0 V _{CC} = 5	to +70°C, V±10%,	UNIT
			side) B side)					
			MIN	TYP	MAX	MIN	MAX	
t _s (H) t _s (L)	Setup time An to LCAB	Waveform 4	1.0 1.0			1.5 1.0		ns
t _h (H) t _h (L)	Hold time An to LCAB	Waveform 4	1.0 1.0			2.0 1.0		ns
t _s (H) t _s (L)	Setup time Bn to LCBA	Waveform 4	2.0 2.0			3.0 3.0		ns
t _h (H) t _h (L)	Hold time Bn to LCBA	Waveform 4	0.0 0.0			0.0 0.0		ns
t _w (H) t _w (L)	Pulse width, High or Low LCAB or LCBA	Waveform 4	3.0 3.0			3.0 3.0		ns

FB2031


AC WAVEFORMS




Waveform 1. Propagation Delay for Data or Output Enable to Output




Waveform 3. Output to Output Skew




Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 2. Propagation Delay for Data or Output Enable to Output



Waveform 4. Setup and Hold Times, Pulse Widths and Maximum Frequency



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level


NOTE: $V_M = 1.55V$ for \overline{Bn} , $V_M = 1.5V$ for all others.

The shaded areas indicate when the input is permitted to change for predictable output performance.

SG00062

FB2031


TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs on A Port

SWITCH POSITION

TEST	SWITCH
t _{PLZ,} t _{PZL}	closed
All other	open



AMP (V) 90% NEGATIVE ٧м PULSE 10% 10% LOW V tTHL (tf) tTLH (tr) tTHL (tf) tTLH (tr) AMP (V) 90% 90% POSITIVE PULSE 10% LOW V

 $V_{M} = 1.55V$ for \overline{Bn} , $V_{M} = 1.5V$ for all others. Input Pulse Definitions

Family	II.	INPUT PULSE REQUIREMENTS								
FB+	Amplitude	Low V	Rep. Rate	tw	t _{TLH}	t _{THL}				
A Port	3.0V	0.0V	1MHz	500ns	2.5ns	2.5ns				
B Port	2.0V	1.0V	1MHz	500ns	2.0ns	2.0ns				

DEFINITIONS:

R_L = Load Resistor; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

CD = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_U = Pull up resistor; see AC CHARACTERISTICS for value.


SG00063

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

QFP52: plastic quad flat package; 52 leads (lead length 1.6 mm); body 10 x 10 x 2.0 mm

SOT379-1



DIMENSIONS (mm are the original dimensions)

ı	UNIT	A max.	A ₁	A ₂	А3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
	mm	2.45	0.45 0.25	2.10 1.95	0.25	0.38 0.22	0.23 0.13	10.1 9.9	10.1 9.9	0.65		13.45 12.95	1.60	0.95 0.65	0.20	0.12	0.10	1.24 0.95	1.24 0.95	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT379-1		MO-108				-95-02-04- 97-08-04

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

NOTES

9-bit latched/registered/pass-thru Futurebus+ transceiver

FB2031

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

print code

PHILIPS

Date of release: 01-0006835

Document order number:

9397 750

Let's make things better.



