

Data sheet acquired from Harris Semiconductor SCHS095B – Revised July 2003

CMOS 8-Stage Presettable Synchronous Down Counters

High-Voltage Types (20-Volt Rating)

CD40102B - 2-Decade BCD Type CD40103B - 8-Bit Binary Type

CD40102B, and CD40103B consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The CD40102B is configured as two cascaded 4-bit BCD counters, and the CD40103B contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETECT (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period.

When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs JO-J7 represent two 4-bit BCD words for the CD40102B and a single 8-bit binary word for the CD40103B.

When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (99₁₀ for the CD40102B and 255₁₀ for the CD40103B) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except CI/CE are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long.

This causes the CO/ZD output to go low to enable the clock on each succeeding clock pulse.

The CD40102B and CD40103B may be cascaded using the CI/CE input and the CO/ZD output, in either a synchronous or ripple mode as shown in Figs.21 and 22.

The CD40102B and CD40103B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD40103B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (PSA Suffix).

CD40102B, CD40103B Types

Features:

- Synchronous or asynchronous preset
- Medium-speed operation: fcL = 3.6 MHz (typ.) @ VDD = 10 V
- Cascadable
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

SPE APE CI/CE CLR JAM JO B-STAGE DOWN COUNTER CO/ZD CLOCK 92C5-28811 CD40102B, CD40103B FUNCTIONAL DIAGRAM

Applications:

- Divide-by-"N" counters
- Programmable timers
- Interrupt timers
- Cycle/program counter

RECOMMENDED OPERATING CONDITIONS AT TA = 25°C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

		LIN	0.14		
Characteristic	VDD	Min.	Max.	Units	
Supply Voltage Range (At TA = Full Package- Temperature Range)	- W	3	18	V	
TROIT 1-1/18	5	300	_		
Clock Pulse Width, tw	10	180	_	ns	
COM.	15	80	_		
750	5	320	_		
Clear Pulse Width, tw	10	160	_	ns	
e transfer in the second	15	100	_		
	5	360	-11		
APE Pulse Width, tw	10	160		ns	
ef in the first of the second	15	120		0.34	
	5	- (= N	0.7		
Clock Input Frequency, fCL	10	MAG.	1.8	MHz	
	15	TT -	2.4	ł	
	5	_			
Clock Rise and Fall Time, trCL, tfCL	10	_	15	μs	
Man	15	_		l	
750.0	5	280	_		
SPE Setup Time, tSU	10	140	_	ns	
	15	100			
A SHEET CONTRACTOR OF THE SHEE	5	200			
Jam Setup Time, t _{SU}	10	80	_	ns	
	15	60	_		
	5	500	_		
CI/CE Setup Time, t _{SU}	10	250	_	ns	
30	15	150	_	'''	

	the state of the s
MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For TA = +100°C to +125°C Derate Line	arity at 12mW/OC to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tatg)	-65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s may	+2650€

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	ЮІТК	is	LIM	TS AT	INDICA	TED TE	MPER	ATURES	(°C)	UNITS	
ISTIC	vo	VIN	VDD						+25	1]	
	(V)	(V)	2	-55	-4 0	+85	+125	Min.	Тур.	Max.		
Quiescent Device	_	0,5	5	5	5	150	150		0.04	5		
Current,	<u> </u>	0,10	10	10	10	300	300	1	0.04	10	μΑ	
IDD Max.	-	0,15	15	20	20	600	600	_	0.04	20] ~~	
	-	0,20	20	100	100	3000	3000	_	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	-:	1	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
TOH WITH	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	-	0,5	5		0	.05		_	0	0.05		
Low-Level, VOL Max.		0,10	10		0.	.05		-	0	0.05		
VUE Max.		0,15	15		0	.05		_	0	0.05	v	
Output Voltage:	_	0,5	5.	4.95				4.95	5	_	ľ	
High-Level,	-	0,10	10		9	.95		9.95	10	-		
VOH Min.	- "	0,15	15		14	.95		14.95	15	-		
Input Low	0.5, 4.5		5		1	.5		_	_	1.5		
Voltage,	1, 9	_	10			3	-			3		
VĮ∟ Max.	1.5,13.5	_	15			4			_	4		
Input High Voltage, VIH Min.	0.5, 4.5	+	5		3	1.5		3.5		-	٧	
	1, 9	_	10			7		7	_	-		
	1.5,13.5	1	15		1	1		11	-	_		
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ	

Note 1: These parameters and limits also apply to the Synchronous Preset Mode should a Preset condition of JAM Zero on J₀ to J₇ exist.




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, C $_L$ = 50 pF, Input t, t = 20 ns, R $_L$ = 200 k Ω

(V) Min. Typ. Mex.	Characteristic	Conditions VDD	,	Limits All Packages			
Clock-to-Output (See Fig. 6)			Min.	Тур.	Max.		
Clock-to-Output (See Fig. 6)	Propagation Delay Time (tPHL, tPLH):				 		
Note 1		. 5	-	300	600		
Carry In/Counter Enable-to-Output 10	Clock-to-Output (See Fig. 6)	10		130	260		
Carry In/Counter Enable-to-Output	Note 1	15	-	95	190	l	
15	The state of the s	5	-	200	400		
Asynchronous Preset Enable to-Output Note 1	Carry In/Counter Enable-to-Output	10	<u> </u>	90	180		
Asynchronous Preset Enable-to-Output 10		15	· –	65	130		
Note 1		5	_	650	1300	пs	
See Fig. 7) Test		10		300	600		
Transition Time (tTHL,tTLH)	Note 1	15	_	200	400		
15		5	-	375	750	1	
Transition Time (tTHL,tTLH) 5	Clear-to-Output	10	-	180	360		
Transition Time (tTHL,tTLH) 10 − 50 100 ns 15 − 40 80 Minimum Clock Pulse Width, (tw) 10 − 90 180 15 − 40 80 15 − 40 80 Minimum CLR Pulse Width (tw) 10 − 80 160 15 − 50 100 5 − 180 360 Minimum APE Pulse Width (tw) 10 − 80 160 15 − 60 120 ns Minimum APE Removal Time (tRM) 10 − 80 160 15 − 60 120 ns Minimum SPE Removal Time (tSU) 10 − 50 100 15 − 140 280 Minimum SPE Set-Up Time (tSU) 10 − 70 140 15 − 75 150 Minimum JAM Set-Up Time (tSU) 10 − 40 80 (Synchronous presetting) 15 <t< td=""><td></td><td>15</td><td>_</td><td>100</td><td>200</td><td></td></t<>		15	_	100	200		
15		5	_	100	200		
Minimum Clock Pulse Width, (t _W) 5 - 150 300 15 - 40 80 15 - 40 80 Minimum CLR Pulse Width (t _W) 10 - 80 160 15 - 50 100 5 - 180 360 Minimum APE Pulse Width (t _W) 10 - 80 160 15 - 60 120 15 - 50 100 Minimum APE Removal Time (t _{RM}) 10 - 50 100 10 - 50 100 10 - 100 10 - 100 10 - 100 10 - 100 10 - 100 10 - 100 10 - 150 10 - 100 10 - 150 10 - 100 10 - 10 - 10 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	Transition Time (tTHL,tTLH)	10	_	50	100	ns	
Minimum Clock Pulse Width, (tw) 10 — 90 180 15 — 40 80 5 — 160 320 Minimum CLR Pulse Width (tw) 10 — 80 160 15 — 50 100 Minimum APE Pulse Width (tw) 10 — 80 160 15 — 60 120 ns Minimum APE Removal Time (tRM) 10 — 50 100 15 — 10 — 50 100 15 — 140 280 Minimum SPE Set-Up Time (tSU) 10 — 70 140 15 — 50 100 Minimum CI/CE Setup Time (tSU) 10 — 125 250 15 — 75 150 Minimum JAM Set-Up Time (tSU) 10 — 40 80 (Synchronous presetting) 15 — 30 60 Maximum Clock Input Frequency (fCL) 5 0.7 1.4 — (See Fig		15		40	80		
15		5	[-	150	300		
Minimum CLR Pulse Width (t _W) 5	Minimum Clock Pulse Width, (t _W)	10		90	180		
Minimum CLR Pulse Width (t _W) 10 15 - 50 100 Minimum APE Pulse Width (t _W) 10 - 80 160 15 - 80 160 160 15 - 80 160 15 - 80 160 15 - 80 160 15 - 80 160 15 - 80 160 120 ns Minimum APE Removal Time (t _{RM}) 10 - 50 100 15 - 36 70 Minimum SPE Set-Up Time (t _{SU}) 10 - 15 - 10 10 - 10 10		15		40	80	[
15	- <u> </u>	5		160	320	l	
Minimum APE Pulse Width (t _W) 10	Minimum CLR Pulse Width (tw)		\	80	160		
Minimum APE Pulse Width (tw) 10 - 80 160 120 ns Minimum APE Removal Time (tRM) 5 - 110 220 ns Minimum SPE Removal Time (tRM) 10 - 50 100		15	-	50	100	l .	
15		5	-	- 180	360		
Minimum APE Removal Time (t _{RM}) 5	Minimum APE Pulse Width (t _W)	10		- 80	160		
Minimum APE Removal Time (t _{RM})	4 (4.78)	15	-	60	120	l ns	
15		5.	l – –	110	220		
Minimum SPE Set-Up Time (tSU) 5	Minimum APE Removal Time (t _{RM})				100	1	
Minimum SPE Set-Up Time (tSU) 10 - 70 140 15 - 50 100 5 - 250 500 10 - 125 250 15 - 75 150 Minimum JAM Set-Up Time (tSU) 10 - 40 80 (Synchronous presetting) 15 - 30 60 Maximum Clock Input Frequency (fCL) 5 0.7 1.4 - (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 - MHz		15		35	70		
15		5		140	280		
Minimum CI/CE Setup Time (t _{SU}) 5 - 250 500 10 - 125 250 15 - 75 150 Minimum JAM Set-Up Time (t _{SU}) 5 - 100 200 (Synchronous presetting) 10 - 40 80 (Synchronous presetting) 15 - 30 60 Maximum Clock Input Frequency (f _{CL}) (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -	Minimum SPE Set-Up Time (tSU)	10	-	70	140		
Minimum CI/CE Setup Time (t _{SU}) 10 - 125 250 15 - 75 150 5 - 100 200 Minimum JAM Set-Up Time (t _{SU}) (Synchronous presetting) 10 - 40 80 15 - 30 60 Maximum Clock Input Frequency (f _{CL}) (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -		15		50	100		
Minimum CI/CE Setup Time (t _{SU}) 10 - 125 250 15 - 75 150 5 - 100 200 Minimum JAM Set-Up Time (t _{SU}) (Synchronous presetting) 10 - 40 80 15 - 30 60 Maximum Clock Input Frequency (f _{CL}) (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -		5		250	500		
15	Minimum CI/CE Setup Time (tou)	9	l				
See Fig. 7 100 200	, 30						
Minimum JAM Set-Up Time (tSU) 10 - 40 80 (Synchronous presetting) 15 - 30 60 Maximum Clock Input Frequency (fCL) 5 0.7 1.4 - (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -		5					
(Synchronous presetting) 15 - 30 60 Maximum Clock Input Frequency (fCL) 5 0.7 1.4 - (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -	Minimum JAM Set-Up Time (to)		_				
Maximum Clock Input Frequency (f _{CL}) 5 0.7 1.4 - (See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -	(Synchronous presetting)				1		
(See Fig. 7) 10 1.8 3.6 - MHz 15 2.4 4.8 -			0.7			-	
15 2.4 4.8 -		, –			<u> </u>	MH»	
	('*'''2	
Input Capacitance (C(N)	Input Capacitance (CIN)	 		5	7.5	pF	




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay time as a function of load capacitance (clock to CO/ZD).




Fig. 7 — Typical maximum clock input frequency as a function of supply voltage.




Fig. 8 — Typical dynamic power dissipation as a function of frequency.





Fig. 9 — Quiescent device current test circuit.

Fig. 10 - Input voltage test circuit. Fig. 11 - Input current test circuit.






Fig. 12 — Logic diagram for CD401028.




Fig. 13 — Logic diagram for CD40103B.

TRUTH TABLE

TROTH TABLE								
CONTROL INPUTS				PRESET	ACTION			
CLR	APE	SPE	CI/CE	MODE	ACTION			
1	1	1	1		Inhibit counter			
1	1	1	0	Synchronous	Count down*			
1	1	0	×	* -	Preset on next positive clock transition			
1	0	Х	X	Asynchronous	Preset asynchronously			
0	X	Х	Х		Clear to maximum count			

Notes: 1, 0 = Low level

- 1 = High level
- X = Don't care
- 2. Clock connected to clock input
- Synchronous operation: changes occur on negative-topositive clock transitions
- 4. JAM inputs: CD40102B BCD; MSD = J7,J6,J5,J4 (J7 is MSB) LSD = J3,J2,J1,J0 (J3 is MSB) CD40103B Binary; MSB = J7, LSB = J0

^{*}At zero count, the counters will jump to the maximum count on the next clock transition to "High."




Fig. 14 — Detail logic diagram for flip-flops, FFO — FF7, used in logic diagrams for CD401028 and CD401038.





Fig. 15 - Timing diagram for CD40102B and CD40103B.



CD40102B, CD40103B TERMINAL ASSIGNMENT




Fig.16 - Maximum clock frequency test circuit.




Fig. 19 - Programmable timer.




Fig.22 - Ripple cascading.




Fig.17 – Dynamic power dissipation test circuit (÷ 2 mode).




Fig. 20 - Microprocessor interrupt timer.





Fig. 18 - Divide-by-"N" counter.




* An output spike (160 ns @ V_{DD} = 5 V) occurs whenever two or more devices are cascaded in the parallel-clocked mode because the clock-to-carry out delay is greater than the carry-in-to-carry out delay. This spike is eliminated by gating the output of the last device with the clock as shown.


Fig.21 — Synchronous cascading.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD40102B.

Dimensions and pad layout for CD40103B.









26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40102BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40102BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40102BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40102BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40102BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40102BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40102BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40103BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD40103BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD40103BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40103BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is




PACKAGE OPTION ADDENDUM

26-Sep-2005

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265