查询CD40110供应商

捷多邦,专业PCB打样工厂,24小时加急出货

CD40110B Types

INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS100

EXAS

CMOS Decade Up-Down Counter/Latch/Display Driver

High-Voltage Type (20-V Rating)



Features:

- Separate clock-up and clock-down lines
- Capable of driving common cathode LEDs and other displays directly

9205-31380


- Allows cascading without any external circuitry
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full packagetemperature range; 100 nA at 18 V and 25° C

■ CD40110B is a dual-clocked up/down counter with a special preconditioning circuit that allows the counter to be clocked, via positive going inputs, up or down regardless of the state or timing (within 100 ns typ.) of the other clock line.

The clock signal is fed into the control logic and Johnson counter after it is preconditioned. The outputs of the Johnson counter (which include anti-lock gating to avoid being locked at an illegal state) are fed into a latch. This data can be fed directly to the decoder through the latch or can be strobed to hold a particular count while the Johnson counter continues to be clocked. The decoder feeds a seven-segment bipolar output driver which can source up to 25 mA to drive LEDs and other displays such as lowvoltage fluorescent and incandescent lamps.

A short durating negative-going pulse appears on the BORROW output when the count changes from 0 to 9 or the CARRY output when the count changes from 9 to 0. At the other times the BORROW and CARRY outputs are a logic 1.

The CARRY and BORROW outputs can be tied directly to the clock-up and clock-down lines respectively of another CD40110B for easy cascading of several counters.



- Noise margin (full package-temperature range) =
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- 5 V, 10 V and 15 V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices".

Applications:

- Rate comparators
- General counting applications where display is desired
- Up-down counting applications where input pulses are random in nature

The CD40110B types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), and 16-lead dual-inline plastic package (E suffix), and also available in chip form, (H suffix).






Fig. 1 - Functional diagram.

92CS-29200R

3

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)				
Voltages referenced to V _{SS} Terminal)	••••••••••••••••••••••••••••••••••••••		·** · · · · · · · · · · · · · · · · · ·	0.5V to +20V
DC INPUT CURRENT, ANY ONE INPUT	•••••	· · · · · · · · · · · · · · · · · · ·		±10mA
POWER DISSIPATION PER PACKAGE (P _D): For $T_A = -55^{\circ}C$ to $+100^{\circ}C$			· · · · · · · · · · · · · · · · · · ·	500mW
INPUT VOLTAGE RANGE, ALL INPUTS DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (P _D): For T _A = -55° C to $+100^{\circ}$ C For T _A = $+100^{\circ}$ C to $+125^{\circ}$ C DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (AII Package OPERATING-TEMPERATURE RANGE (T _A) STORAGE TEMPERATURE RANGE (T _A) LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s m	· · · · · · · · · · · · · · · · · · ·		Derate Linearity a	t 12mW/ºC to 200mW
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (AI Package	ə Types)		5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	100mW
STORAGE TEMPERATURE RANGE (Tatg)	•••••		C. AND COL	65°C to +150°C
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s n	nax	· · · · · · · · · · · · · · · · · · ·		+265 ⁰ C
				Second states with the second
a por a construction de la construcción de la construcción de la construcción de la construcción de la construc				1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
RECOMMENDED OPERATING CONDITIONS			£1. 19	• •

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	an Angela An Angela Angela Angela Angela Angela	V _{DD} V	LIM MIN.	ITS MAX.	UNITS
Supply-Voltage Range (For TA = Full Package Temperat		3	18	°♥	
Clock Input Frequency f _{CL} (Sum of CLUP & CLDN Freqs.)	 All All All All All All All All All All	5 10 15		1 3 5	MHz
Clock Pulse Width tw		5 10 15	110 40 30		
Latch Enable Pulse Width	and a second s	5 10 15	110 30 24		nsi i
Reset Removal-Time	andara (n. 1999) Antalas ar an an Antalas Antal Antalas ar an an Antalas Antal	5 10 15	550 200 130		n de la propio Seconda de la propio Seconda de la propio
Reset Pulse Width		5 10 15	350 170 120		

n.**n** and a subscription of the

man 1995 ta ann an Air an Air

STATIC ELECTRICAL CHARACTERISTICS

Characteristi	.	Conditions										
Characteristi		N					TED TEM	+25			Units	
	lOF (mA	I VOH) (V)	VIN (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	<u>тур.</u>	Max.	
Quiescent Devi		I _	_	5	5	5	150	150		0.04	5	
Current	~ <u> </u>			10	10	10	300	300	_	0.04	10	μA
Max. IDD				15	20	20	600	600		0.04	20	, " ", , ,
				20	100	100	3000	3000		0.08	100	
Output Voltage	L		0,5	5	(.05		<u> </u>	0	0.05	
Low-Level			0,10	10			.05		—	0	10.05	V
Max. VOI			0,15	15		0.	.05	ŧ	<u> </u>	0	0.05	
1 that the second		· _	0,5	5	_	_		_	_	4.55		
High-Level Min. VOF	. [=		0,10	10	_	-				9.55	<u> </u>	v
•OF	<u> </u>	—	0,15	15		-	—	—	—	14.55		
		0.5.2		5			.5				1.5	
Input Low Volt	age 🔚	0.5, 3		10			3		<u> </u>		3	v
Max. VIL		1.5, 13		15			<u> </u>				4	
										1		
Input High Vol	age -	0.5, 3		5		3	.8		3.5			
Min. ViH		1, 8.		10	7			7	<u> </u>	<u> </u>	V V	
		1.5, 13	.8 —	15			1		11	<u> </u>		
			_		3	3.9 4		3.9	4.5			
	-5	—	-	1		65	3	3.7	3.7	4.3		
	-10			5		55		.65	3.65	4.25		
	-15			Ĩ		.5		3.5	3.6	4.15		
	-20					3.45 3.35		3.45	4	<u> </u>		
	-25				$10 \begin{array}{c ccccccccccccccccccccccccccccccccccc$			3,4	3.9			
7-Segment Out	outs -5						8.55 8.5 8.47 8.40 8.25		8.75 8.55	<u>9.5</u> 9.3		
Output Drive	-10	+							8.5	9.25		
Voltage, High	-15			- 10					8.47	9.2	- 1	V
Min. VOH			- 1	1					8.45	9.1		t
0.	-25	—	—						8.3	9	—]
		—						13.8	14.5			
	-5			1					13.75	14.35		4
	-10		·	- 15					13.72	14.3	<u> </u>	4
	-15			_					13.7 13.65	14.2	<u> </u>	
	-20			4		3.3		3.0 3.25	13.3		<u> </u>	
7-Segment Out	puts	0.4		5	1.28	1.22	0.84	0.72	1	2		
Output Low (Sink) Current	E	0.5	0, 10	10	3.2	3	2.2	1.8	2.6	5.2		l
Min. IOL		1.5	0, 15	15	8.4	8	5.6	4.8	6.8	13.6	-	}
	· · · · · · · · · · · · · · · · · · ·		_		 		 			<u> </u>		ł
Carry Outputs	i	0.4		5	0.64	0.61	0.42	0.36	0.51	1		
Output Low (Sink) Current		0.5		10	1.6	1.5	1.1	0.9	1.3	2.6] mA
Min. IOL	· [-	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	—	
Output High											<u>+</u>	+
		4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	<u> </u>	
(Source) Curr	ent 💻	2.5		5	-2	-1.8	<u>-1.3</u> -1.1	-1.15	- <u>1.6</u> -1.3	-3.2		4
Min. IOH		9.5		10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6 -6.8	-	
		10.0			- T.E.			<u> </u>	ļ.,		ļ	
Input Current Max. I _{IN}	-	0, 18	3 0, 18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA

3 COMMERCIAL CMOS HIGH VOLTAGE ICS




Fig. 2 - Logic diagram with flip-flop and output-driver details. (cont'd on page 5)





Fig. 2 - Logic diagram with flip-flop and output-driver details.

.....





I


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25° C, Input t_f, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω


CHARACTERISTI	CHARACTERISTIC				LIMITS		
	-	V _{DD} (V)	MIN.	TYP.	MAX.	UNITS	
Clock Up/Clock Down			•				
Propagation Delay Time: Clock to Carry or Borrow	tPLH, tPHL	5 10 15		300 100 70	600 200 140		
Clock to Segment	tPLH, tPHL	5 10 15		925 360 250	1850 720 500	ns	
Minimum Clock Pulse Width		5 10 15		55 20 15	110 40 30		
Maximum Clock Input Frequency (Sum of CLUP & CLDN F)	fCL	5 10 15	1 3 5	2.5 6 8.5	- - -	MHz	
Minimum Toggle Enable Pulse Width		5 10 15		175 75 55	350 150 110		
Minimum Latch Enable Pulse Width		5 10 15	- -	55 15 12	110 30 24		
Output Pulse Width: Carry		5 10 15	115 60 40	230 120 75			
Borrow		5 10 15	140 65 45	275 130 85	-	ns	
Transition Time: Carry or Borrow	ttlH, ttHL	5 10 15		85 45 30	170 90 60		
Minimum Delay Time Between CLUP & CLDN		5 10 15		100 80 60			
Maximum Clock Rise or Fall Time	t _r CL, t _f CL	5 10 15	·		15 15 15	μs	
Reset					•	·	
Propagation Delay Time Reset to Output	tPLH, tPHL	5 10 15		650 350 160	1300 700 320		
Minimum Reset Removal Time		5 10 15		-275 -100 -65	0 0 0	ns	
Minimum Reset Pulse Width	· · · ·	5 10 15		175 85 60	350 170 120		


TRUTH TABLE





















Fig. 12 - Quiescent device current.







Fig. 15 - Cascading diagram.



Dimensions and pad layout for CD40110B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated