查询CD4011UB供应商

## **W** Texas Instruments

Data sheet acquired from Harris Semiconductor SCHS022

# 捷多邦,专业PCB打样工厂,24小时加急出货

# CD4011UB Types

**CMOS Quad 2-Input NAND Gate** 


High-Voltage Types (20-Volt Rating)

■ CD4011UB quad 2-input NAND gate provides the system designer with direct implementation of the NAND function and supplements the existing family of CMOS gates.

The CD4011UB types are supplied in 14lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-inline plastic packages (E suffix), and in chip form (H suffix).


### Features:

- Propagation delay time = 30 ns (typ). at CL = 50 pF, VDD = 10 V
- Standardized symmetrical output characteristics
- 100% tested for guiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range;
  100 nA at 18 V and 25<sup>o</sup>C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



#### TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T <sub>A</sub> = +100°C to +125°C Derate Linearity	at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	al and Size
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	+265 <sup>0</sup> C



# RECOMMENDED OPERATING

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	MIN.	MAX.	UNITS
Supply Voltage Range (For TA= Full Package Tem- perature Range)	3	18	




Fig. 1 - Schematic diagram for type CD4011UB.



### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES ( <sup>O</sup> C)					UNITS		
ISTIC VO		VIN	VDD					+25			
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур,	Max.	
Quiescent Device	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μA
Current, IDD Max.	-	0,10	10	0.5	0.5	15	15	-	0.01	0.5	
	—	0,15	15	1	1	30	30	-	0.01	1	
	+	0,20	20	5	5	150	150	· -	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High (Source)	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	~	
Output Voltage:		0,5	5	0.05				-	0	0.05	
Low-Level, VOL Max.	<u> </u>	0,10	10	0.05				-	0	0.05	
	·	0,15	15	0.05					0	0.05	v
Output Voltage:	_	0,5	5	4.95				4.95	5	-	
High-Level,		0,10	10	9.95				9.95	10	-	
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low	4.5	- '	5	1					-	1	
Voltage,	9	-	10	2				_	-	2	
VIL Max.	13.5	-	15	2.5				—	2.5	v	
Input High	0.5,4.5	-	5	4			<sup>°</sup> 4	-	—	v	
Voltage, VIH Min.	1,9	+	10	8				8		_	
	1.5,13.5	-	15	12.5				12.5		—	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>—5</sup>	±0.1	μА

DYNAMIC ELECTRICAL CHARACTERISTICS At  $T_A = 25^{\circ}C$ , Input  $t_r$ ,  $t_f = 20$  ns, and  $C_L = 50$  pF,  $R_L = 200$ k  $\Omega$ 

	TEST CONDI	TIONS	LIM		
CHARACTERISTIC		V <sub>DD</sub> VOLTS	ТҮР.	MAX	UNITS
Propagation Delay Time, <sup>t</sup> PHL <sup>, t</sup> PLH	2.	5 10 15	60 30 25	120 60 50	ns
Transition Time, <sup>t</sup> THL <sup>, t</sup> TLH		5 10 15	100 50 40	200 100 80	ns
Input Capacitance, C <sub>IN</sub>	Any Input	•	10	15	pF






Fig. 3 - Typical voltage transfer characteristics as a function of temperature.



INPUT VOLTS (VI) 92CS-17868RI

Fig. 4 – Typical multiple input switching transfer characteristics for CD4012UB.



# CD4011UB Types




Fig. 14 - Input voltage test circuit.

Fig. 15 - Input current test circuit.

derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated