### CD4011A, CD4012A, CD4023A Types

# CMOS NAND Gates

Quad 2 Input - CD4011A Dual 4 Input - CD4012A Triple 3 Input - CD4023A

The TI-CD4011A, CD4012A, and CD-4023A NAND gates provide the system designer with direct implementation of the NAND function and supplement the existing family of CMOS gates.

These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

#### STORAGE-TEMPERATURE RANGE (Tstg) . . -65 to +150°C OPERATING TEMPERATURE RANGE ITA) PACKAGE TYPES D. F. K. H -55 to +125°C PACKAGE TYPE E . -40 to +85°C DC SUPPLY-VOLTAGE RANGE, (VDD) (Voltages referenced to VSS Terminal): -0.5 to +15 V POWER DISSIPATION PER PACKAGE (PD): FOR TA - -40 to +60°C IPACKAGE TYPE EI FOR TA = +60 to +85°C (PACKAGE TYPE E ) CO Derate Linearly at 12 mW/°C to 200 mW FOR TA = +100 to +125"C (PACKAGE TYPES D, F, K) ... Derate Linearly at 12 mW/°C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING)

At distance 1/16  $\pm$  1/32 inch (1.69  $\pm$  0.79 mm) from case for 10 s max \*265 C

> TARE IV. (F

> > Fig. 5





Fig. 2 - Minimum & meximum voltage transfer characteristics.



#### Features:

- Quiescent current specified to 15 V
- Maximum input leakage of 1 µA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)

RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

Characteristic	Min.	Max.	Units
Supply Voltage Range Vover full package temperature range)	3	12	v


111 - 85% 111171717171

- Typical current & voltage transfer


characteristics.


маз натра







CD4011A






CD4023AH









# CD4011A, CD4012A, CD4023A Types

### STATIC ELECTRICAL CHARACTERISTICS

	Conditions			Limits et Indicated Temperatures (°C)								
Characteristic				D,F,K,H Packages				E Package				Units
	٧o	VIN	VDD	-65	+25		+125	-40	+25		+85	0
	(V)	{V}	(V)	-00	Typ.	Limit			Тур.		_	
Quiescent Device Current, IL Max.	_	-	5	0.05	0.001	0.05	3	0,5	0.005	0.5	15	
	_	_	10	0.1	0.001	0.1	6	5	0.005	5	30	μA
	-	-	15	2	0.02	2	40	50	0.5	50	500	
Output Voltage: Low-Level	-	0,5	5	0 Тур.; 0.05 Мах.								
VOL	-	0,10	10		0 Typ.; 0.05 Max.						. v	
High Level,	-	0,5	5		4.95 Min.; 5 Typ.						•	
VOH	-	0,10	10		9,95 Min.; 10 Typ.							
Noise Immunity: Inputs Low,	3.6	-	5	1.5 Min.; 2.25 Typ.								
VNL	7.2	- ]	10		3 Min.; 4,5 Typ.						v	
Inputs High,	1.4	-	5		1.5 Min.; 2.25 Typ.;						] *	
VNH	2,8	-	10	3 Min.; 4.5 Typ.								
Noise Margin: Inputs Low,	4.5	-	5	1 Min.						v		
VNML	9	-	10	1 Min.								
Inputs High,	0.5	-	5	1 Min.								
VNMH	1	-	10	1 Min.								
Output Drive Current: N-Channel (Sink) IDN Min. CD4011A	0.5	-	5	0.31	0.5	0,25	0.175	0.145	0.5	0.12	0.095	
CD4023A	0.5	-	10	0.62	0.6	0.5	0.35	0.3	0.6	0.25	0,2	
CD4012A	0.5	-	5	0.15	0.25	0.12	0.085	0.072	0.25	0.06	0.05	- mA
	0.5	-	10	0.31	0.6	0.25	0.175	0.155	0.6	0.13	0.105	
P-Channel (Source), IDP Min.	4.5	-	5	.0.31			-0,175	<u> </u>	+		0.095	
All Types	9.5	-	10	-0.75	•1.2	-0.6	-0.4	-0.35	-1.2	-0.3	-0.24	<u> </u>
Input Leakage Current, <sup>1</sup> IL- <sup>1</sup> IH	· ·	iput	15	±10 <sup>-5</sup> Тур.; ±1 Мах.					μА			








Fig. 7 - Typical p-channel drain characteristics.




– CD4011A & CD4023A.








characteristics.




## CD4011A, CD4012A, CD4023A Types


### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ , $C_L = 15 \text{ pF}$ , input t<sub>r</sub>, t<sub>f</sub> = 20 ns, RL = 200 KΩ

	TEST CONDITIONS							
CHARACTERISTICS			D, F, K, H Packages		E Package		UNITS	
		V <sub>DD</sub> (V)	Тур.	Max.	Тур.	Max.		
Propagation Delay Time: Low-to-High Level, tpLH		5	50	75	50	100	ns	
		10	25	40	25	50		
High-to-Low Level, tPHL CD4011A and CD4023A		5	50	75	50	100	ns	
		10	25	40	25	50		
CD4012A		5	100	150	100	200	20	
		10	50	75	50	100		
Transition Time:		5	75	100	75	125		
Low-to-High Level, t <sub>TLH</sub>		10	40	60	40	75	ns	
High-to-Low Level, t <sub>THL</sub> CD4011A and CD4023A		5	75	125	75	150	ля	
		10	50	75	50	100	1 "	
CD4012A		5	250	375	250	500	ns	
		10	125	200	125	250		
Input Capacitance, C <sub>I</sub>	Any In	put	5	_	5	_	pF	







time vs. CL -- CD4011A & CD4023A.



test circuit.










Fig. 20 – Noise immunity test circuit.

Fig. 21 -- Input leakage current test circuit.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated