

Data sheet acquired from Harris Semiconductor SCHS104C - Revised October 2003

CMOS Hex 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

■ CD40174B consists of six identical 'D'-type flip-flops having independent DATA inputs. The CLOCK and CLEAR inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are simultaneously reset by a low level on the CLEAR input.

The CD40174B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

MAXIMUM RATINGS, Absolute-Maximum Values:

Features:

Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT ±10mA

For T_A = -55°C to +100°C 500mW For T_A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW

FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)................. 100mW OPERATING-TEMPERATURE RANGE (TA)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C


At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

- # 5-V, 10-V, and 15-V parametric rating
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V 100 nA at 18 V and 25°C
- M Noise margin (over full package-temperature

range): $1 \vee \text{at } \vee_{DD} = 5 \vee$

2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

■ Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:

- Shift Registers
- Buffer/Storage Registers

CD40174B Types

■ Pattern Generators

TRUTH TABLE FOR 1 OF 6 FLIP-FLOPS


	OUTPUT				
CLOCK	DATA	CLEAR	Q		
	0	1	0		
	1	1	1		
_	Х	1	NC		
Х	×	0	0		

1 = High Level

X = Don't Care

0 = Low Level

NC = No Change






Fig. 1 — Logic diagram (1 of 6 flip-flops).





Fig. 2- Typical transition time as a function of load capacitance.

CD40174B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	LIMITS		
· 	(V)	Min.	Max.	UNITS	
Supply-Voltage Range (For T _A = Full Package- Temperature Range)	_	3	18	V	
Temperature Hange,			10	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	,5	40	~	1	
Data Setup Time, t _{SU}	10	20	-	ns	
	15	10	_	Ì	
	5	80	_		
Data Hold Time, tH	10	40	-	ns	
•	15	30	-		
	5	1 -	3.5		
Clock Input Frequency, fCL	10	dc	6	MHz	
	15		8		
	5	_	15 .		
Clock Input Rise or Fall Time, trCL, trCL	10		15	μs	
	15	-	15	'	
	5	130	-		
Clock Input Pulse Width, tWL, tWH	10	60	_	ns	
	15	40	-	1	
	5	100	_		
Clear Pulse Width, tWL	10	50	-	ns	
.	15	40	_		
	5	0	_		
Clear Removal Time, tREM	10	0	-	ns	
·· 	15	0	-	1	



Dimensions and pad layout for CD401748H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the water. When the water is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.





Fig. 3- Typical output low (sink) current characteristics.



Minimum output low (sink) current characteristics.




Fig. 5— Typical output high (source) current characteristics.




Fig. 6-- Minimum output high (source) current characteristics.

CD40174B Types

STATIC	EI E	CTRICA	CHARA	CTERISTICS
SIMIL		LIDILA	LUNANA	W-1 CB1911F-9

CHARAC-	CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C)						
TERISTIC	Vo	VIN	v_{DD}				1 600		+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	s
Quiescent	_	0,5	5	1	1	30	- 30		0.02	1	
Device	· _	0,10	10	2	2	60	60	_	0.02	2	μÁ
Current, I _{DD}		0,15	15	4	4	120	120	_	0.02	4	1
Max.	-	0,20	20	20	20	600	600	_	0.04	20	1
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
I _{OL} Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
I _{OH} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8		
Output Voltage:		0,5	5	0.05			_	0	0.05		
Low-Level,	 -, :	0,10	-10		0	.05			,	0.05	1
VOL Max.	-	0,15	15		0	.05		Ξ.	0	0.05	V
Output Voltage:	- :	0,5	5		4	.95		4.95	5	_	ľ
High-Level,	-	0,10	10		9	.95		9,95	10		1
V _{OH} Min.	_	0,15	15		14	.95		14.95	15	-	
Input Low	0.5,4.5	1	5		1	.5		_	_	1.5	
Voltage,	1,9	_	10			3		_		3	
VIL Max.	1.5,13.5	_	15			4		-	-	4	l,
Input High	0.5,4.5	_	5.	3.5 3.5 –				,- ,	ľ		
Voltage,	1,9	1	10			7	ì	75	, <u>a</u>	-	
∨ _{IH} Min.	1.5,13.5	-	15			11		11	_	7. – .	
Input Current IN Max.	-	0,18	18	±0.1	±0.1	±1	±1	- ;	±10 ⁻⁵	±0.1	μA




Fig. 10— Definition of setup, hold, propagation delay, and removal times.




Fig. 7— Typical dynamic power dissipation as a function of CLOCK frequency.




Fig. 8— Typical propagation delay time (CLOCK to OUTPUT) as a function of load capacitance.




Fig. 9— Dynamic power dissipation test circuit.




Fig. 11 - Quiescent device current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input t_r, t_f = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 k Ω

CHARACTERISTIC	TEST	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	UNITS		
	V _{DD} (V)	Min.	Тур.	Max.	
Propagation Delay Time	5		150	300	
	10	_	70	.140	ns ,
Clock to Output, tpHL, tpLH	15	_	50	100	
. ·	5	<u>-</u>	100	200	
Clear to Output, tPHL	10	_	50	100	ns
	15		40	80	1
	5	_	100	200	
Transition Time, t _{THL} , t _{TLH}	10	_	50	100	ns
	15		40	80	
Minimum Pulse Width.	5	-	65	130	
· · · · · · · · · · · · · · · · · · ·	10	-	30	60	ns
Clock, t _{WL} , t _{WH}	15	_	20	40	
ear <u>and an annual search</u>	5		50	100	
Clear, t _{WL}	10	· —	25	50	ns
	15		20	40	
	5	10° 12° 10° 10° 10° 10° 10° 10° 10° 10° 10° 10	20	40	
Minimum Data Setup Time, t _{SU}	10	-	10	20	ns
	15	-	0	10	
	5	_	40	80	į .
Minimum Data Hold Time, t _H	10	_	20	40	ns
	15	_	15	30	. * * *
	5	3.5	7	_	
Maximum Clock Frequency, f _{CL}	10	6	12		MHz
	15	- 8	- 16		
	5	15	3	1-	
Maximum Clock Rise or Fall	10	15	-	_	μs
Time, t _r CL, t _f CL	15	15	- ; .	<u>-</u> -	17. 1
Input Capacitance, C _{IN}	_	_	25	40	pF
All other	_	_	5	7.5	1
	5		-40	0	
Minimum Clear Removal	10		15	ő	ns.
Time, t _{REM}	15		-10	o	




Fig. 12 - Input current test circuit.




Fig. 13 — Input voltage test circuit.

TERMINAL ASSIGNMENT CLEAR 18 16 V00 Q1 2 15 Q6 D1 3 44 D6 Q2 4 13 O6 Q2 5 12 Q6 Q3 7 10 Q4 VSS 8 9 CLOCK

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated





9-Oct-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾ Package Package Pins Package Eco Plan ⁽²⁾ Type Drawing Qty				Lead/Ball Finish	MSL Peak Temp ⁽³⁾		
CD40174BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40174BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40174BF	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD40174BF3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD40174BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BPW	ACTIVE	ACTIVE TSSOP PW 16 90 Green (RoHS & CU NIPD no Sb/Br)		CU NIPDAU	Level-1-260C-UNLIM			
CD40174BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40174BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

9-Oct-2007

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40174BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD40174BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40174BPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

1								
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CD40174BM96	SOIC	D	16	2500	333.2	345.9	28.6
	CD40174BNSR	SO	NS	16	2000	346.0	346.0	33.0
	CD40174BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

