

Octal Transparent Latch, 3-State

CD54/74AC/ACT373 - Non-Inverting CD54/74AC/ACT533 - Inverting

Type Features:

- Buffered inputs
- Typical propagation delay:
 4.3 ns @ V_{CC} = 5 V, T_A = 25° C, C_L = 50 pF

FUNCTIONAL DIAGRAM

The RCA-CD54/74AC373 and CD54/74AC533 and the CD54/74ACT373 and CD54/74ACT533 octal transparent 3-state latches use the RCA ADVANCED CMOS technology. The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH. When the Latch Enable (LE) goes LOW, the data is latched. The Output Enable (OE) controls the 3-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD74AC/ACT373 and CD74AC/ACT533 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT373 and CD54AC/ACT533, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

TRUTH TABLE

Output Enable	Latch Enable	Data	AC/ACT373 Output	AC/ACT533 Output
L	н	н	Н	L
Ł	н	L	L	н
L	L	1	[[H
L	L	h	Н	L
н.,	X	X	Z	Z
	l			

Note:

- L = Low voltage level
- H = High voltage level
- I = Low voltage level one set-up time prior to the high to low latch enable transition
- h = High voltage level one set-up time prior to the high to low latch enable transition.
- X = Don't Care
- Z = High Impedance State

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE (V∞)0.5 to 6 V
DC INPUT DIODE CURRENT, I_{iK} (for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$) $\pm 20 \text{ mA}$
by output diode correctly, l_{ok} (for $v_0 < -0.5$ V or $v_0 > v_{cc} + 0.5$ V)
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I_0 (for $V_0 > -0.5$ V or $V_0 < V_{cc} + 0.5$ V)
DC V∞ or GROUND CURRENT (I∞ or I _{GNO})
POWER DISSIPATION PER PACKAGE (Po):
For T _A = -55 to +100°C (PACKAGE TYPE E)
For ! _A = +100 to +125°C (PACKAGE TYPE E)
FOR T _A = -55 to +70°C (PACKAGE TYPE M)
For T _A = +70 to +125°C (PACKAGE TYPE M)
OPERATING-TEMPERATURE RANGE (T _A)55 to ±125°C
510HAGE TEMPERATURE (Tabo)
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ in. $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s maximum
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only+300°C
*For up to 4 outputs per device; add \pm 25 mA for each additional output.


RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	LIMITS		
	MIN.	MAX.	UNITS	
Supply-Voltage Range, V∞*:		1	 	
(For T _A = Full Package-Temperature Range)			1	
AC Types	1.5	5.5	l	
ACT Types	4.5	5.5	V	
DC Input or Output Voltage, V _I , V _O	0	Vcc	V	
Operating Temperature, T _A	-55	+125	°C	
Input Rise and Fall Slew Rate, dt/dv				
at 1.5 V to 3 V(AC Types)	0	50	ns/V	
at 3.6 V to 5.5 V(AC Types)	O	20	ns/V	
at 4.5 V to 5.5 V(ACT Types)	. 0	10	ns/V	

^{*}Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS





9

STATIC ELECTRICAL CHARACTERISTICS: AC Series

						AMBIENT	TEMPE	RATURE	(T _A) - °(2	
CHARACTERISTI	ICS	TEST CONDITIONS		V _{cc}	+:	25	-40 to	o +85	-55 to	+125	UNITS
		V ₁ (V)	I _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input				1.5	1.2	_	1.2		1.2		
Voltage	VIH			3	2.1	_	2.1		2.1		V
				5.5	3.85	_	3.85	_	3.85		<u> </u>
Low-Level Input				1.5		0.3	_	0.3		0.3	
Voltage	VIL			3	_	0.9	_	0.9		0.9	V
				5.5	_	1.65	_	1.65	_	1.65	
High-Level Output			-0.05	1.5	1.4	-	1.4		1.4		
Voltage	V _{он}	ViH	-0.05	3	2.9	_	2.9	_	2.9		
		or	-0.05	4.5	4.4	_	4.4		4.4	_	
		V _{IL}	-4	3	2.58	_	2.48	_	2.4	_	
			-24	4.5	3.94	<u> </u>	3.8	_	3.7	_	
		(-75	5.5		<u> </u>	3.85	_	T —	_	
		#, * {	-50	5.5				_	3.85	_	
Low-Level Output			0.05	1.5	<u> </u>	0.1		0.1		0.1	
Voltage		V _{IH}	0.05	3		0.1	_	0.1		0.1]
		or	0.05	4.5	_	0.1	_	0.1		0.1	1
		VIL	12	3	<u> </u>	0.36		0.44		0.5	V
			24	4.5		0.36		0.44		0.5	1
		(75	5.5	_			1.65	_		1
		#, * {	50	5.5		_	_	_	_	1.65	1
Input Leakage Current	I ₁	V _{cc} or GND		5.5		±0.1	_	±1	_	±1	μΑ
3-State Leakage		Viei									
Current	loz	or									
		ViL									
		V _o =		5.5	_	±0.5	_	±5	-	±10	±10 μΑ
		Vcc	•								
		or									
		GND									
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8		80	_	160	μΑ

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize nower dissipation

power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	T TEMP	ERATUR	E (T _A) - °	С	Ţ	
CHARACTERISTICS		TEST CONDITIONS		V _{cc}	+	+25		to +85	-55 to +125		UNITS	
		V, (V)	I _o (mA)	7 (V)		MAX.	MIN. MAX.		MIN. MAX.			
High-Level Input Voltage	ViH			4.5 to 5.5	2	_	2	_	2	_	v	
Low-Level Input Voltage	V _{IL}			4.5 to 5.5	_	0.8	-	0.8	_	0.8	V	
High-Level Output			4.4		4.4	_	4.4	_				
Voltage	V _{OH}	Or VIL	-24	4.5	3.94	-	3.8		3.7	1 _] _v	
		#, * {	-75	5.5	_	_	3.85	<u> </u>	_	1 -	1 ' .	
			-50	5.5	<u> </u>	_	_		3.85	-		
Low-Level Output		V _{IH}	0.05	4.5		0.1	_	0.1	_	0.1		
Voltage	Vol	or V _{IL}	24 4.5 —	0.36	_	0.44	_	0.5	V			
		#, * {	75	5.5	_	_	_	1.65		I I	1	
		l	50	5.5	-	_	_	_	-	1.65]	
Input Leakage Current	ł,	V _{cc} or GND		5.5	_	±0.1	_	±1		±1	μΑ	
3-State Leakage Current	loz	V _{IH}										
		V _{IL} V _O =		5.5	_	±0.5	_	±5	_	±10	μΑ	
		Vcc									,	
		or GND		ļ								
Quiescent Supply Current, MSI	Icc	V _∞ or GND	0	5.5	_	8	-	80		160	μΑ	
Additional Quiescent S Current per Input Pi TTL Inputs High 1 Unit Load	Supply n \Delta lcc	Vcc-2.1		4.5 to 5.5	_	2.4		2.8	_	3	mA	

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT	LOAD*
	ACT373	ACT533
ŌĒ	0.87	0.87
Dn	0.5	0.5
ĹĒ	0.8	0.8

^{*}Unit load is Δl_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

PREREQUISITE FOR SWITCHING: AC Series

			AMBI	ENT TEMPE	RATURE (1	A) -°C	Ĵ
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 t	o +85	-55 to	+125	UNITS
· · · · · · · · · · · · · · · · · · ·		(V)	MIN.	MAX.	MIN.	MAX.	
LE Pulse		1.5	44	_	50		
Width	tw	3.3* 5†	4.9 3.5		5.6 4		ns
Setup Time Data to LE	tsu	1.5 3.3 5	2 2 2	_ _ _	2 2 2	_ 	ns
Hold Time Data to LE	tн	1.5 3.3 5	33 3.7 2.6		38 4.2 3	_ 	ns

*3.3 V: min. is @ 3 V †5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, C, = 50 pF

			AMBI	ENT TEMPE	RATURE (1	'v) - °C	
CHARACTERISTICS	SYMBOL (V)		-40 t	o +85	-55 to	+125	UNITS
3.0		(٧)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Data to Qn 373	t _{PLH} t _{PHL}	1.5 3.3* 5†	 3.1 2.2	96 10.8 7.7	 3 2.1	106 11.9 8.5	ns
533	tplн tpнL	1.5 3.3 5	3.8 2.7	119 13.4 9.5	3.7 2.6	131 14.7 10.5	ns
LE on Qn 373	t _{PLH} t _{PHL}	1.5 3.3 5	4.3 3.1	136 15.2 10.9	4.2 3	150 16.8 12	ns
533	telн teнl	1.5 3.3 5	 4.3 3.1	136 15.3 10.9	- 4.2 3	150 16.8 12	ns
Output Enable Times	tezu tezh	1.5 3.3 5	4.1 2.7	119 14.4 9.5	- 4 2.6	131 15.8 10.5	ns
Output Disable Times	tplz tpHz	1.5 3.3 5	3.7 3	131 13.1 10.5	3.6 2.9	144 14.4 11.5	ns
Power Dissipation Capacitance	C _{PD} §	_	63	Тур.	63	Тур.	pF
Min. (Valley) V _{он} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C				v
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Typ. @ 25°C		V		
Input Capacitance	Cı	_		10		10	pF
3-State Output Capacitance	Co			15	_	15	pF

*3.3 V: min. is @ 3.6 V max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V

 $\mbox{\S}C_{PD}$ is used to determine the dynamic power consumption, per latch. $P_D=V_{CC}^2\,f_i\;(C_{PD}+C_L)$ where $-f_i=$ input frequency

 C_L = output load capacitance

 V_{CC} = supply voltage.

PREREQUISITE FOR SWITCHING: ACT Series

	SYMBOL			AMBI	ENT TEMPE	RATURE (Γ _Λ) -°C	Τ,
CHARACTERISTICS		V _{cc} (V)	-40 to +85		-55 to +125		UNITS	
		(*)	MIN.	MAX.	MIN.	MAX.		
LE Pulse Width	tw	5†	3.6	-	4	_	ns	
Setup Time Data to LE	tsu	5	2	_	2	_	ns	
Hold Time Data to LE	t _H	5	2.7	_	3	_	ns	

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, C, = 50 pF

		14	AMBI	ENT TEMP	Γ _Λ) -°C		
CHARACTERISTICS	SYMBOL	L (V)	-40 to +85		-55 to +125		UNITS
	1 1	(*)	MIN.	MAX.	MIN.	MAX.	1
Propagation Delays: Data to Qn 373	t _{PLH}		2.7	9.5	2.6	10.4	
533	t _{PHL}	5†	3	10.4	2.9	11.4	ns
LE to Qn 373 533	t _{PLH}	5	3.1	11.4	3	12.5	ns
Output Enable Times	t _{PZL} t _{PZH}	5	3.5	12.3	3.4	13.5	ns
Output Disable Times	t _{PLZ} t _{PHZ}	5	3.2	11.4	3.1	12.5	ns
Power Dissipation Capacitance	C _{PD} §		63	Гур.	63 Typ.		pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV} See Fig. 1	5	4 Typ. @ 25°C				V
Max. (Peak) Vol During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Typ. @ 25°C		٧		
Input Capacitance	C ₁	_	_	10	_	10	pF
3-State Output Capacitance	Co	_	_	15	_	15	pF

†5 V: min. is @ 5.5 V max. is @ 4.5 V

 C_{PD} is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 \, f_i \, (C_{PD} + C_L) + V_{CC} \, \Delta I_{CC} \, where \quad f_i = input \, frequency$

 C_L = output load capacitance V_{CC} = supply voltage.

NOTES:

- VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR \leq 1 MHz, t_r = 3 no, t_f = 3 no, SKEW 1 no. 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
- R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
 IC SHOULD BE SOLDERED INTO TEST BOARD AND SYPASSED WITH 0.1

 F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

9205-42406

Fig. 1 - Simultaneous switching transient waveforms.




Fig. 2 - Three-state propagation delay waveforms and test circuit.




Fig. 3 - Data to Qn output propagation delays and output transistion times.





Fig. 4 - Latch enable propagation delays.



	CD54/74AC	CD54/74ACT
Input Level	Vcc	3 V
Input Switching Voltage, Vs	0.5 V _{CC}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}

Fig. 5 - Latch enable prerequisite times.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated