
Technical Data

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573





Octal Transparent Latch, 3-State

CD54/74AC/ACT563 - Inverting CD54/74AC/ACT573 - Non-Inverting

Type Features:

- Buffered inputs
- Typical propagation delay: 4.3 ns @ V_{CC} = 5 V, T_A = 25° C, C_L = 50 pF

The RCA-CD54/74AC563 and CD54/74AC573 and the CD54/74ACT563 and CD54/74ACT573 octal transparent 3-state latches use the RCA ADVANCED CMOS technology. The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH. When the Latch Enable (LE) goes LOW, the data is latched. The Output Enable (OE) controls the 3-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD74AC/ACT563 and CD74AC/ACT573 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT563 and CD54AC/ACT573, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

TRUTH TABLE

Output Enable	Latch Enable	Data	AC/ACT563 Output	AC/ACT573 Output
L	н	н	L	Н
L	Н	L	Н	L
L	L		Н	L
L	L	h	L	H
.н.,	×	×	Z	Z

Note:

- L = Low voltage level
- H = High voltage level
- I = Low voltage level one set-up time prior to the high to low latch enable transition
- h ≈ High voltage level one set-up time prior to the high to low latch enable transition.
- X = Don't Care
- Z ≈ High Impedance State



This data sheet is applicable to the CD74AC563, CD54/74AC573, and CD54/74ACT573. The CD54AC563 and CD54/74ACT563 were

^{*}FAST is a Registered Trademark of Fairchild Semiconductor Corp.

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE (V∞)	-0.5 to 6 V
DC INPUT DIODE CURRENT, I_{ik} (for $V_i < -0.5 \text{ V}$ or $V_i > V_{cc} + 0.5 \text{ V}$)	+20 m∆
DC OUTPUT DIODE CURRENT, l_{ok} (for $V_0 < -0.5$ V or $V_0 > V_{cc} + 0.5$ V)	+50 m∆
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, Io (for Vo > -0.5 V or Vo	$< V_{cc} + 0.5 V$) +50 mA
DC V _∞ or GROUND CURRENT (I _∞ or I _{GND})	+100 mA*
POWER DISSIPATION PER PACKAGE (PD):	±100111A
For T _A = -55 to +100°C (PACKAGE TYPE E)	500 mW
For $T_A = +100$ to $+125^{\circ}$ C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (Ta):	To Donate Embarry at 0 111117 O to 70 11111
PACKAGE TYPE F	-55 to ±125°C
PACKAGE TYPE E, M	-40 to +125°C
STORAGE TEMPERATURE (Tstg)	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum	+265°C
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting	lead tips only +300°C
*For up to 4 outputs per device; add \pm 25 mA for each additional output.	,
t of up to 4 outputs per device, and ± 25 link for each additional output.	

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIW	1104170	
	MIN.	MAX.	UNITS
Supply-Voltage Range, V _∞ *: (For T _A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	V
DC Input or Output Voltage, V _I , V _O	0	V _{cc}	V
Operating Temperature, T _A :	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V(AC Types) at 3.6 V to 5.5 V(AC Types) at 4.5 V to 5.5 V(ACT Types)	0 0	50 20 10	ns/V ns/V ns/V

^{*}Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS



CD54/74AC563, CD54/74ACT563

CD54/74AC573, CD54/74ACT573

STATIC ELECTRICAL CHARACTERISTICS: AC Series

						AMBIEN	Г ТЕМРЕ	RATURE	(T _A) - °(С	
CHARACTERISTI	cs	TEST CO	NDITIONS	V _{cc} (V)	+;	25	-40 1	o +85	-55 to	+125	UNITS
		V ₁ (V)	l _o (mA)	(V) MIN. MAX.		MIN.	MAX.	MIN.	MAX.	IAX.	
High-Level Input				1.5	1.2	[-	1.2		1.2]
Voltage	V _{IH}			3	2.1		2.1		2.1		V
				5.5	3.85	_	3.85		3.85		
Low-Level Input				1.5	_	0.3	-	0.3		0.3	
• Voltage	VIL			3	_	0.9	_	0.9		0.9	V
				5.5	_	1.65	_	1.65	_	1.65	
High-Level Output			-0.05	1.5	1.4	<u> </u>	1.4		1.4	_	
Voltage	V _{OH}	VIH	-0.05	3	2.9	_	2.9	_	2.9	_	
		or	-0.05	4.5	4.4	_	4.4	_	4.4	<u> </u>	
		ViL	-4	3	2.58	_	2.48	_	2.4	_	V
			-24	4.5	3.94	_	3.8		3.7	_	
		. 6	-75	5.5	_	_	3.85	_	_	<u> </u>	
		#. * {	-50	5.5		_	_	-	3.85		1
Low-Level Output			0.05	1.5		0.1		0.1		0.1	
Voltage	V_{OL}	V _{IH}	0.05	3		0.1		0.1	_	0.1	1
		or	0.05	4.5	_	0.1		0.1	_	0.1]
		VIL	12	3		0.36	_	0.44	_	0.5	l v l
			24	4.5	_	0.36		0.44	_	0.5	
•		(75	5.5				1.65	_	_	
		#, * {	50	5.5	_	_		_	_	1.65	1
Input Leakage Current	1,	V _{cc} or GND		5.5	_	±0.1		±1	_	±1	μΑ
3-State Leakage Current	l _{oz}	V _{IH} or V _{IL} V _O == V _{CC} or		5.5	_	±0.5	_	±5	_	±10	μΑ
Quiescent Supply Current, MSI	Icc	GND V _{cc} or GND	0	5.5		8		80		160	μΑ

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

						AMBIEN	T TEMP	ERATUR	E (T _A) - °	С	
CHARACTERIST	ics	TEST COI	TEST CONDITIONS		•	25	-40 1	o +85	-55 t	o +125	UNITS
		V, (V)	l _o (mA)	I _o (V) MIN. MAX.		MAX.	MIN. MAX.		MIN. MAX.		JOHITS
High-Level Input Voltage	V _{IH}			4.5 to 5.5	2	_	2	_	2	-	v
Low-Level Input Voltage	ViL			4.5 to 5.5		0.8	_	0.8	_	0.8	v
High-Level Output	· · · · · · · · · · · · · · · · · · ·	V _{IH}	-0.05	4.5	4.4	_	4.4	_	4.4	_	
Voltage	V _{OH}	or V _{IL}	-24	4.5	3.94	_	3.8	_	3.7	· _	v
		#, * {	-75	5.5	_		3.85	_		_	1 v .
		"' \	-50	5.5					3.85		1
Low-Level Output Voltage	Vol	V _{IH}	0.05	4.5	_	0.1	-	0.1	_	0.1	
voltage	VOL	V _{IL}	24	4.5	_	0.36		0.44	_	0.5	
		#, * {	75	5.5		_	_	1.65		 \/	V
		["']	50	5.5	<u> </u>	_	_	_		1.65	1
Input Leakage Current	l _t	V∞ or GND		5.5	_	±0.1		±1	_	±1	μΑ
3-State Leakage Current	loz	V _{IH} or									
		V _{IL} V _O = V _{CC}		5.5		±0.5	_	±5	_	±10	μΑ
		or GND			·						
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8		80	_	160	μΑ
Additional Quiescent Current per Input Pi TTL Inputs High 1 Unit Load	Supply in ΔI _{cc}	V _{cc} -2.1	-	4.5 to 5.5	_	2.4	_	2.8	_	3	mA

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*					
INPUI	ACT563	ACT573				
ŌĒ	0.87	0.87				
Dn	0.5	0.5				
LĒ	0.8	0.8				

^{*}Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

^{*}Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

Technical Data

CD54/74AC563, CD54/74AC573 CD54/74ACT563, CD54/74ACT573

PREREQUISITE FOR SWITCHING: AC Series

			AMBI	ENT TEMPE	RATURE (1	[v) -° C	
CHARACTERISTICS	SYMBOL	V _{cc} (V)		o +85		+125	UNITS
		(*)	MIN.	MAX.	MIN.	MAX.]
LE Pulse		1.5	44		50	_	
Width	tw	3.3*	4.9		5.6	<u> </u>	ns
		5†	3.5	_	4		
Setup Time		1.5	2	_	2	_	
Data to LE	tsu	3.3	2		2	-	ns
		5	2	_	2	l — — —	
Hold Time		1.5	33	I —	38	—	
Data to LE	t _H	3.3	3.7	– .	4.2	–	ns
		5	2.6		3	-	

*3.3 V: min. is @ 3 V †5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, C, = 50 pF

		V		ENT TEMPE			_
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 t	o +85	-55 to	+125	UNITS
		(*)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Data to Qn AC563	t _{PLH} t _{PHL}	1.5 3.3* 5†	3.8 2.7	119 13.4 9.5	3.7 2.6	131 14.7 10.5	ns
AC573	t _{PLH} t _{PHL}	1.5 3.3 5	3.1 2.2	96 10.8 7.7	- 3 2.1	106 11.9 8.5	ns
LE on Qn AC563	t _{PLH}	1.5 3.3 5	4.3 3.1	136 15.3 10.9	- 4.2 3	150 16.8 12	ns
AC573	t _{PLH} t _{PHL}	1.5 3.3 5	4.3 3.1	136 15.3 10.9	4.2 3	150 16.8 12	ns
Output Enable Times	tezi tezh	1.5 3.3 5	4.1 2.7	119 14.4 9.5	- 4 2.6	131 15.8 10.5	ns
Output Disable Times	t _{PLZ} t _{PHZ}	1.5 3.3 5	3.7 3	131 13.1 10.5	3.6 2.9	144 14.4 11.5	ns
Power Dissipation Capacitance	C _{PO} §		63	Тур.	63	Тур.	рF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C		٧		
Max. (Peak) Vol. During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5		1 Typ. (@ 25°C		V
Input Capacitance	Cı		_	10	_	10	pF
3-State Output Capacitance	Co		_	15		15	pF

*3.3 V: min. is @ 3.6 V max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V C_{PD} is used to determine the dynamic power consumption, per latch. $P_D=V_{CC}^{\ 2}\,f_i\;(C_{PD}+C_L)$ where $f_i=$ input frequency

C_L = output load capacitance

 V_{CC} = supply voltage.

PREREQUISITE FOR SWITCHING: ACT Series

		V _{cc} (V)	AMBI				
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS
· 			MIN.	MAX.	MIN.	MAX.	
LE Pulse Width	tw	5†	3.5	_	4	_	ns
Setup Time Data to LE	tsu	5	2	_	2	_	ns
Hold Time Data to LE	tн	5	2.6	_	3	_	ns

†5 V: min. is @ 4.5 V


SWITCHING CHARACTERISTICS: ACT Series; t, t, = 3 ns, C, = 50 pF

			AMBI	ENT TEMPE	RATURE ([A) - °C	
CHARACTERISTICS	SYMBOL	YMBOL (V)		o +85	-55 to	UNITS	
		(*/	MIN.	MAX.	MIN.	MAX.	1
Propagation Delays: Data to Qn 563	t _{PLH}	EL	2.9	10.4	2.9	11.4	
573	7	5†	2.7	9.4	2.6	10.4	ns
LE to Qn 563 573	tplH tpHL	5	3.2	11.4	3.1	12.5	ns
Output Enable Times	t _{PZL} t _{PZH}	5	3.5	12.3	3.4	13.5	ns
Output Disable Times	t _{PLZ}	5	3.2	11.4	3.1	12.5	ns
Power Dissipation Capacitance	C _{PO} §		63 Typ. 63 Typ.		Гур.	pF	
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	See 5 4 Typ. @ 25°C					V
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5		1 Typ. (@ 25°C		٧
Input Capacitance	C,			10	_	10	pF
3-State Output Capacitance	Co		_	15	-	15	pF

†5 V: min. is @ 5.5 V max. is @ 4.5 V

§C_{PD} is used to determine the dynamic power consumption, per latch. $P_D = V_{CC}^2 f_c (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where $f_c = \text{input frequency}$ $C_L = \text{output load capacitance}$ $V_{CC} = \text{supply voltage}.$

PARAMETER MEASUREMENT INFORMATION




NOTES:

- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT LINDER TEST
- REFERENCE NEAR THE OUTPUT UNDER TEST.

 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
 PRR 1 MMV 1 2 or 1 2 or 5 / 2 or 5

9205-42406

Fig. 1 - Simultaneous switching transient waveforms.



The State of the S

Fig. 2 - Three-state propagation delay waveforms and test circuit.




Fig. 3 - Data to Qn output propagation delays.




Fig. 4 - Latch enable propagation delays.




Fig. 5 - Latch enable prerequisite times.




Fig. 6 - Test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V _{cc}	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated