

03 03

04 05 05

- 06

-07 07

Vcc* 20

GND=10

9205-42424

04

06

Octal D-Type Flip-Flop, 3-State **Positive-Edge-Triggered**

CD54/74AC/ACT564 - Inverting CD54/74AC/ACT574 - Non-Inverting

Type Features:

FUNCTIONAL DIAGRAM

D 3

D4

05

D6

D7

ŌĒ

CP


df.dzsc.com

Buffered inputs Typical propagation delay: 6.5 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF

The RCA-CD54/74AC564 and CD54/74AC574 and the CD54/74ACT564 and CD54/74ACT574 octal D-type, 3state, positive-edge-triggered flip-flops use the RCA ADVANCED CMOS technology. The eight flip-flops enter data into their registers on the LOW-to-HIGH transition of the clock (CP). The Output Enable (OE) controls the 3-state outputs and is independent of the register operation. When the Output Enable (OE) is HIGH, the outputs are in the high-impedance state. The CD54/74AC/ACT564 and CD54/74AC/ACT574 share the same pin configurations; the CD54/74AC/ACT564, however, has inverted outputs and the CD54/74AC/ACT574 has non-inverted outputs.

The CD74AC/ACT564 and CD74AC/ACT574 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC/ACT564 and CD54AC/ACT574, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.



Family Features:

Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015

CD54/74AC564, CD54/74AC574

CD54/74ACT564, CD54/74ACT574

SCR-Latchup-resistant CMOS process and circuit design

Technical Data

- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
 - ± 24-mA output drive current - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

TRUTH TABLE

	INPUTS	OUT	PUTS	
		564	574	
ÕĒ	СР	Dn	Qn	Qn
L		н	L	н
L		L	н	L
L	L	Х	QO	00
н	X	X	Z	Z

H = High level (steady state)

L = Low level (steady state)

X = Don't care

= Transition from low to high level

- QO = The level of Q before the indicated steady-state input conditions were established
- \overline{OO} The level of \overline{Q} before the indicated steady-state input conditions were established.

Z = High impedance

his data sheet is applicable to the CD54/74AC574 and CD54/74ACT574. The CD54/74AC564 and CD54/74ACT564 were not acquired om Harris Semiconductor.

Technical Data			
CD54/74AC5	564, CD54/74AC57 564, CD54/74AC1		
MAXIMUM RATINGS, Abs	olute-Maximum Values:		
DC INPUT DIODE CURRE DC OUTPUT DIODE CUR DC OUTPUT SOURCE OF	cc) INT, I_{IK} (for $V_1 < -0.5$ V or $V_1 > V_{cc} + 0$ RENT, I_{ok} (for $V_0 < -0.5$ V or $V_0 > V_{cc}$ RENT, I_{OK} (for $V_0 < -0.5$ V or $V_0 > V_{cc}$ RENT (Icc or I_{OND}) RENT (Icc or I_{OND})	$\begin{array}{llllllllllllllllllllllllllllllllllll$	±20 mA ±50 mA ±50 mA
	(PACKAGE TYPE E)		
For $T_A = +100$ to $+125^{\circ}$	C (PACKAGE TYPE E)	Derate Linearl	y at 8 mW/°C to 300 mW
For $T_{A} = -55$ to $+70^{\circ}$ C	(PACKAGE TYPE M)		400 mW
For $T_A = +70$ to $+125^{\circ}$ (C (PACKAGE TYPE M)	Derate Linea	rly at 6 mW/°C to 70 mW

 OPERATING-TEMPERATURE RANGE (T_A):
 -55 to +125°C

 STORAGE TEMPERATURE (T_{stg})
 -65 to +150°C

 LEAD TEMPERATURE (DURING SOLDERING):
 -65 to +150°C

 At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum
 +265°C

 Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only
 +300°C

*For up to 4 outputs per device; add \pm 25 mA for each additional output.

RECOMMENDED OPERATING CONDITIONS:

- 20


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	LIN	AITS		
CHARACTERISTIC	MIN.	MAX.		
Supply-Voltage Range, Vcc*:			T	
(For T _A = Full Package-Temperature Range)		1		
AC Types	1.5	5.5		
ACT Types	4.5	5.5	V	
DC Input or Output Voltage, VI, Vo	0	Vcc	V	
Operating Temperature, T _A :	-55	+125	°C	
Input Rise and Fall Slew Rate, dt/dv				
at 1.5 V to 3 V (AC Types)	0	50	ns/V	
at 3.6 V to 5.5 V (AC Types)	0	20	ns/V	
at 4.5 V to 5.5 V (ACT Types)	0	10	ns/V	

*Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS

	_	_	_		
ÕĒ	4	-0	/	20	Vcc
DO	2			19	00
DI	3			18	Ō
D2	4			17	Q2
03	5			16	Ō3
D4	6			15	ō4
D5	4			14	<u>05</u>
D6				13	06
07	9			12	ō7
GND	10			11	CP
	L	425			-
		4/1	1.11.14		



CD54/74AC/ACT564

CD54/74AC/ACT574

____ Technical Data CD54/74AC564, CD54/74AC574 CD54/74ACT564, CD54/74ACT574

STATIC ELECTRICAL CHARACTERISTICS: AC Series

; <u> </u>			1			AMBIEN	T TEMP	ERATUR	E (T _A) - °]	
CHARACTERIST	ICS	TEST CO	NDITIONS	V _{cc}	+25		-40 to +85		-55 to +125		UNITS
		· V, (V)	l _o (mA)	(Ÿ)	MiN.	MAX.	MÍN.	MAX.	MIN.	MAX.	1
High-Level Input				1.5	1.2	-	1.2		1.2		
Voltage	ViH			3	2.1		2.1	-	2.1		Τv.
· · · · · · · · · · · · · · · · · · ·				5.5	3.85	-	3.85		3.85		1
Low-Level Input				1.5		0.3	—	0.3	-	0.3	1
Voltage	ViL			3		0.9	[0.9	- 1	0.9	1 v 1
				5.5	-	1.65	_	1.65		1.65	
High-Level Output	,		-0.05	1.5	1.4		1.4		1.4		
Voltage	Vон	ViH	-0.05	3	2.9		2.9	_	2.9	_	1
		or	-0.05	4.5	4.4	i.—	4.4		4.4	_	1
		VIL	-4	3	2.58	-	2.48	-	2.4		l v l
			-24	4.5	3.94	-	3.8	-	3.7		1
		·	-75	5.5	_		3.85		_	_	-
		#, * {	-50	5.5			—		3.85		
Low-Level Output			0.05	1.5	_	0.1		0.1	_	0.1	
Voltage	Vol	VIH	0.05	3	-	0.1	_	0.1	_	0.1	1
		or	0.05	4.5	-	0.1	_	0.1	_	0.1	l v
		ViL	12	3	_	0.36	-	0.44		0.5	1
			24	4.5	-	0.36	—	0.44		0.5	1
		, , , , , , , , , , , , , , , , , , ,	75	5.5	-	—	_	1.65	_	_	1
		#, * {	50	5.5		_	_	_	_	1.65	1
Input Leakage Current	h	V _{cc} or GND		5.5		±0.1		±1		±1	μA
3-State Leakage		VIH									
Current	loz	or									
		V _{IL}									
		$V_0 =$		5.5	—	±0.5	-	±5	-	±10	Αų 01
		Vcc								` -	
		or				~					
		GND									1
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8	_	80	-	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. *Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

Technical Data CD54/74AC564, CD54/74AC574 CD54/74ACT564, CD54/74ACT574

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

		\$	· •			AMBIEN	Т ТЕМРЕ		E (T _A) - °	C	
CHARACTERIST	rics	TEST CO	NDITIONS	Vcc	+	+25		o +85	-55 to +125		
				(V)			MIN. MAX.		MIN. MAX.		UNITS
High-Level Input Voltage	Vін			4.5 to 5.5	2	_	2	_	2		v
Low-Level Input Voltage	Vil			4.5 to 5.5	_	0.8	-	0.8		0.8	v
High-Level Output		ViH	-0.05	4.5	4.4	_	4.4	-	4.4		
Voltage	Voн	or	-24	4.5	3.94	-	3.8	-	3.7		l v
e e e e e e e e e e e e e e e e e e e		V ^{IL} . 5	-75	5.5	_		3.85			—	
		#, * {	-50	5.5		-	—		3.85		
Low-Level Output		ViH	0.05	4.5		±0.1	—	±.1		±.1	v
Voltage	Vol	or	24	4.5		0.36	-	0.44	—	0.5	
		Vil j	75	5.5	—	_	—	1.65	—	-	
		#, * {	50	5.5				—	—	1.65	
Input Leakage Current	հ	V _{cc} or GND		5.5	_	±0.1	_	±1		±1	μA
3-State Leakage Current	loz	V _{IH} or V _{IL} V _O = V _{CC} or		5.5		±0.5		±5		±10	μA
Quiescent Supply Current, MSI	lcc	GND V _{cc} or	0	5.5		8		80		160	μA
Additional Quiescent Current per Input P TTL Inputs High 1 Unit Load	Supply Pin ∆I _{cc}	GND V _{cc} -2.1		4.5 to 5.5		2.4	⁻	2.8		3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOADS*
D, OE	0.7
CP	1,17

*Unit load is Alcc limit specified in Static

Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

Technical Data

CD54/74AC564, CD54/74AC574 CD54/74ACT564, CD54/74ACT574

PREREQUISITE FOR SWITCHING: AC Series

		V _{cc} (V)	AMBI	ENT TEMP	ERATURE (1	Γ _Λ) -°C	
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS
· · · · · · · · · · · · · · · · · · ·			MIN.	MAX.	MIN.	MAX.	1
Clock Pulse Width	tw	1.5 3.3⁺ 5†	44 4.9 3.5	-	50 5.6 4		ns
Setup Time Data to Clock	tsu	1.5 3.3 5	2 2 2		2 2 2	-	ns
Hold Time Data to Clock	t _H	1.5 3.3 5	2 2 2		2 2 2	— . —	ns
Maximum Clock Frequency	fmax	1.5 3.3 5	11 101 143		10 89 125		MHz

*3.3 V: min. is @ 3 V

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t,, t_I = 3 ns, C_L = 50 pF

			AMB	T₄) -° C			
CHARACTERISTICS	SYMBOL	V _{cc} (V)		-40 to +85		-55 to +125	
			MIN.	MAX.	MIN.	MAX.	UNITS
Propagation Delays: Clock to Q AC574	tplh tphl	1.5 3.3* 5†	 4 2.9	123 13.7 9.8		135 15.1 10.8	ns
Clock to Q AC564	tрін tphi	1.5 3.3 5	 4.1 2.9	128 14.4 10.3		141 15.8 11.3	ns
Output Enable to Q, Q	t _{PZL} t _{PZH}	1.5 3.3 5		165 19.2 13.2	 5.5 3.6	181 21.8 14.5	ns
Output Disable to Q, \overline{Q}	tplz tphz	1.5 3.3 5	- 4.7 3.7	165 16.5 13.2	 4.5 3.6	181 18.1 14.5	ns
Power Dissipation Capacitance	CPD§	_	67	Тур.	67	г <u>. </u>	pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See . Fig. 1	5	4 Typ. @ 25°C				v
Max. (Peak) V _{oL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Typ. @ 25°C V			v	
Input Capacitance	Cı		-	10	_	10	pF
3-State Output Capacitance	Co			15		15	pF

*3.3 V: min. is @ 3.6 V

max. is @ 3 V

t5 V: min. is @ 5.5 V

max. is @ 4.5 V

 C_{PD} is used to determine the dynamic power consumption, per flip flop. $P_D = C_{PD} V_{cc}^2 f_i + \Sigma V_{cc}^2 f_0 C_L$ where $f_i = input$ frequency

 $f_0 = output frequency$

 C_L = output load capacitance

V_{cc} = supply voltage.

Technical Data CD54/74AC564, CD54/74AC574 CD54/74ACT564, CD54/74ACT574

PREREQUISITE FOR SWITCHING: ACT Series

			AMBI				
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 to +85		-55 to +125		
			MIN.	MAX.	MIN.	MAX.	
Clock Pulse Width	tw	5†	3.9	-	4.5		ns
Setup Time Data to Clock	tsu	5	2	·	2		ns
Hold Time Data to Clock	t _H	5	2.6	_	3		ns
Maximum Clock Frequency	fmax	5	125	_	110		MHz

†5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, CL = 50 pF

· · · · · · · · · · · · · · · · · · ·	<u>_</u>		AMBI				
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 to +85		-55 te	UNITS	
		(*)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Clock to Q ACT574	t _{PLH} t _{PHL}	5†	2.9	10.2	2.8	11.2	ns
Clock to Q ACT564	t _{PLH} t _{PHL}	5	3	10.6	2.9	11.7	ns
Output Enable and Disable to Q ACT574	tplz tphz tpzl tpzн	5	3.7	13.2	3.6	14.5	ns
Output Enable and Disable to Q ACT564	tplz tpнz tpzl tpzн	5	3.7	13.2	3.6	14.5	ns
Power Dissipation Capacitance	Cpd§	_	67	Тур.	67	Тур.	pF
Min. (Valley) V _{он} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C				v
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Тур. @ 25°С		v		
Input Capacitance	Cı			10		10	pF
3-State Output Capacitance	Co	_		15		15	pF

†5 V: min. is @ 5.5 V max. is @ 4.5 V


 C_{PD} is used to determine the dynamic power consumption, per flip flop. $P_{D}=C_{PD} \, V_{CC}{}^2 \, f_i + \Sigma \, V_{CC}{}^2 \, f_0 \, C_L + V_{CC} \, \Delta I_{CC} \, \text{where} \, \, f_i = \text{input frequency}$

 $f_0 =$ output frequency $C_L =$ output load capacitance

 $V_{cc} = supply voltage.$

Technical Data CD54/74AC564, CD54/74AC574 CD54/74ACT564, CD54/74ACT574

PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND AFFRENCE NEAR THE OUTPUT UNDER TEST. 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:
- PRR S 1 MHZ, It = 3 ns, It = 3 ns, SKEW 1 ns. 3. R.F. FIXTURE WITH 700-MHZ DESIGN RULES REQUIRED. IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 #F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

9205-42406

Fig. 1 - Simultaneous switching transient waveforms.







Fig. 2 - Three-state propagation delay waveforms and test circuit.







9255 - 42389

	CD54/74AC	CD54/74ACT
Input Level	V _{cc}	3 V
Input Switching Voltage, Vs	0.5 V _{cc}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}

Fig. 3 - Propagation delays times and test circuit.

9

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated