Technica在1044854/74AC240/241/244供应商 捷多邦,专业PCB打样工厂 ,24小时加急出货 CD54/74AC240/241/244 Advance Information CD54/74ACT240/241/244 EXAS RUMENTS Data sheet acquired from Harris Semiconductor 241 4 244 240 SCHS287 18 1YO 1YO **Octal Buffer/Line Drivers, 3-State** 140 4 W.DZSG. 16 141 - 1Y1 IY1 6 14 1 82 - 1Y2 1Y2 CD54/74AC/ACT240 - Inverting 8 12 143 - 1Y3 1Y3 CD54/74AC/ACT241 - Non-Inverting 11 2A0 - 270 270 13 CD54/74AC/ACT244 - Non-Inverting 2A1 - 2Y1 2Y1 15 242 - 2Y2 2Y2 17 3 2A3 -- 273 273 240 & 244 241 VCC = 20 GND = 10 **Type Features:** 10E 10E Buffered inputs 20E 20E -9205-38495 Typical propagation delay: 3.6 ns @ Vcc = 5 V, TA = 25° C, CL = 50 pF FUNCTIONAL DIAGRAM & **TERMINAL ASSIGNMENT** 

The RCA CD54/74AC240, CD54/74AC241, and CD54/74AC-244 and the CD54/74ACT240, CD54/74ACT241, and CD54/74-ACT244 3-state octal buffer/line drivers use the RCA ADVANCED CMOS technology. The CD54/74AC/ACT240 and CD54/74AC/ACT244 have active-LOW output enables (10E, 20E). The CD54/74AC/ACT241 has one active-LOW (10E) and one active-HIGH (20E) output enable.

The CD74AC240, CD74AC241, and CD74AC244 and the CD74ACT240, CD74ACT241, and CD74ACT244 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC240, CD54AC241, and CD54AC244 and the CD54ACT240, CD54ACT241, and CD54ACT244, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

**Family Features:** 

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST\*/AS/S with significantly
- reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
  - Fanout to 15 FAST\* ICs
  - Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

INPUTS		OUTPUT	
10E, 20E	Α	Y	
L	L	н	
L	н	ί L	
н	x	Z	

#### (AC/ACT240)

INP	UTS	OUTPUT	INPUTS		OUTPUT
10Ē	1A	1Y	20E	2A	24
L	L	L	L	X	Z
L	н	н	н	L	L. U.01
н	X	Z	н	н 1	н

#### (AC/ACT241)

df.dzsc.com

200

#### **TRUTH TABLES**

INP	OUTPUT	
10E, 20E	A	Y
L	* L	L
Ĺ	н	н
н	X	Z
······	(AC/ACT244)	

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial
- Z = HIGH Impedance

his data speet is applicable to the CD54/74AC240, CD54AC7240, CD54AC241, and CD54/74AC7241. The CD74AC241 was not aurred from Harris Semiconductor. See SCHS244 for information on the CD74ACT240, CD74AC244, and CD74ACT244.

#### **Technical**, Data

## CD54/74AC240/241/244 CD54/74ACT240/241/244

### MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE (Vcc)-0.5 to 6 VDC INPUT DIODE CURRENT, Int (for V1 < -0.5 V or V1 > Vcc + 0.5 V) $\pm 20 \text{ mA}$ DC OUTPUT DIODE CURRENT, Iot (for Vo < -0.5 V or Vo > Vcc + 0.5 V) $\pm 50 \text{ mA}$ DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, Io (for Vo > -0.5 V or Vo < Vcc + 0.5 V) $\pm 50 \text{ mA}$ DC Vcc or GROUND CURRENT (Icc or IgND) $\pm 100 \text{ mA}^*$
POWER DISSIPATION PER PACKAGE (Po):
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE E)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mW
For T <sub>A</sub> = -55 to +70°C (PACKAGE TYPE M)
For T <sub>A</sub> = +70 to +125°C (PACKAGE TYPE M) Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )
STORAGE TEMPERATURE (T <sub>stg</sub> )65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s maximum
*For up to 4 outputs per device; add $\pm$ 25 mA for each additional output.

#### **RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIN		
CHARACTERISTIC	MIN.	MAX.	
Supply-Voltage Range, Vcc*:			1
(For T <sub>A</sub> = Full Package-Temperature Range)	15		
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	
DC Input or Output Voltage, Vi, Vo	0	Vcc	V
Operating Temperature, T <sub>A</sub>	-55	+125	°C
Input Rise and Fall Slew Rate, dt/dv			
at 1.5 V to 3 V(AC Types)	0	50	ns/V
at 3.6 V to 5.5 V(AC Types)	0	20	ns/V
at 4.5 V to 5.5 V(ACT Types)	0	10	ns/V

\*Unless otherwise specified, all voltages are referenced to ground.



CD54/74AC, ACT240 TYPES **TERMINAL ASSIGNMENT** 

#### CD54/74AC, ACT241 TYPES TERMINAL ASSIGNMENT



#### CD54/74AC, ACT244 TYPES **TERMINAL ASSIGNMENT**

9

### Technical Data CD54/74AC240/241/244 CD54/74ACT240/241/244

- 酒口茶 - 1

STATIC ELECTRICAL CHARACTERISTICS: AC Series

· · ·						AMBIEN'	TEMPE	RATURE	(T <sub>A</sub> ) - °(	C:	
CHARACTERISTICS	CS	TEST CONDITIONS		V <sub>cc</sub>	+	+25		o +85	-55 to +125		UNITS
		V, (V)	l <sub>o</sub> (mA)	(Ÿ)	MIN.	MIN. MAX.		MIN. MAX.		MAX.	
High-Level Input				1.5	1.2		1.2		1.2	—	
Voltage	ViH			3	2.1		2.1	<b>—</b> .	2.1		<b>v</b> .
				5.5	3.85		3.85		3.85		
Low-Level Input				1.5	_	0.3	—	0.3	_	0.3	
Voltage	Vil			3	_	0.9	-	0.9	—	0.9	V
				5.5	_	1.65	-	1.65	-	1.65	
High-Level Output			-0.05	1.5	1.4	_	1.4	-	1.4		
Voltage	Vон	ViH	-0.05	3	2.9	_	2.9	—	2.9	—	]
		or	-0.05	4.5	4.4	_	4.4	—	4.4	-	]
		Vil	-4	3	2.58	_	2.48	_	2.4	—	] v
			-24	4.5	3.94	· · _ · ·	3.8	· _	3.7	· —	].
		#, * {	-75	5.5		_	3.85		_	<u> </u>	]
		", " {	-50	5.5	_	ļ —	-	_	3.85		]
Low-Level Output	Vol		0.05	1.5		0.1		0.1	-	0.1	
Voltage		VIH	0.05	3		0.1	_	0.1	—	0.1	
		or	0.05	4.5		0.1		0.1	-	0.1	1
		VIL	12	3	_	0.36	_	0.44	_	0.5	] v [
			24	4.5		0.36	_	0.44	_	0.5	1
		(	75	5.5	_		_	1.65	-	·	1
	1	#, * {	50	5.5				_	· · _	1.65	1
Input Leakage Current	łı	V <sub>cc</sub> or GND		5.5	-	±0.1	-	±1	-	±1	μΑ
3-State Leakage Current	loz	VIH or VIL Vo = Vcc or		5.5		±0.5		±5	-	±10	μΑ
Quiescent Supply Current, MSI	loc	GND V <sub>cc</sub> or GND	0	5.5		8	_	80		160	μΑ

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

\_ Technical Data

## CD54/74AC240/241/244 CD54/74ACT240/241/244

			ی د. ۲۰۰۰ ۲۰			AMBIEN	Т ТЕМРЕ	RATURE	E (T <sub>A</sub> ) - °	С	]
CHARACTERISTICS		TEST CONDITIONS		V <sub>cc</sub>	+	+25		o +85	-55 to +125		UNITS
		V, (V)	l <sub>o</sub> (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	ViH			4.5 to 5.5	2	.—	2		2		v
Low-Level Input Voltage	ViL			4.5 to 5.5	-	0.8		0.8		0.8	v
High-Level Output		ViH	-0.05	4.5	4.4		4.4	·	4.4	_	
Voltage	Vон	or VIL	-24	4.5	. 3.94		3.8		3.7	- 1	
		#, * {	-75	5.5	_	_	3.85	_	- 1	<u> </u>	1 ×
		"````````````````````````````````````	-50	5.5	_				· 3.85		<b>.</b>
Low-Level Output		Vih	0.05	4.5		0.1		0.1	1 _	0.1	
Voltage Vol.	Vol	or ViL	24	4.5	_	0.36	_	0.44		0.5	1 v
		#. * {	75	5.5	—	_	_	1.65		—	1
-			50	5.5						1.65	1
Input Leakage Current	t,	V <sub>cc</sub> or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
3-State Leakage Current	loz	VIH or VIL Vo = Vcc or		5.5		±0.5		±5	_	±10	μΑ
		GND	· .								
Quiescent Supply Current, MSI	Icc	V <sub>cc</sub> or GND	0	5.5	_	8	_	80	_	160	μA
Additional Quiescent Current per Input Pi TTL Inputs High 1 Unit Load	Supply in ∆l <sub>cc</sub>	V <sub>cc</sub> -2.1		4.5 to 5.5	_	2.4		2.8	_	3	mA

#### STATIC ELECTRICAL CHARACTERISTICS: ACT Series

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. \* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

#### ACT INPUT LOADING TABLES

CD54/	74ACT240	CD54/	74ACT241	CD54/7	4ACT244
INPUT	UNIT LOADS*	INPUT	UNIT LOADS*	INPUT	UNIT LOADS*
nA0 - A3	1.42	nA0 - A3	0.5	nA0 - A3	0.5
10E	0.83	10E	0.83	10E	0.83
20E	0.83	20E	1.67	20E	0.83

\*Unit load is  $\Delta I_{\infty}$  limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

203

# CD54/74AC240/241/244 CD54/74ACT240/241/244

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, CL = 50 pF

			AMBI	ENT TEMPE	RATURE (T	(▲) - °C	
CHARACTERISTICS	SYMBOL	V <sub>cc</sub> (V)	-40 1	lo +85	-55 to	+125	
		(*/	MIN.	MAX.	MIN.	MAX.	]
Propagation Delays: Data to Outputs AC240	tplh tphl	1.5 3.3* 5†		82 9.2 6.5	 2.5 1.8	90 10.1 7.2	ns
AC241, 244	і тесн тень	1.5 3.3 5		93 10.5 7.5	 2.9 2.1	103 11.5 8.2	ns
Output Enable Times	tpzi tpzh	1.5 3.3 5	 4.6 3.1	136 16.4 10.9	 4.5 3	150 18 12	ns
Output Disable Times	tplz tphz	1.5 3.3 5	 3.9 3.1	136 13.6 10.9	 3.8 3	150 15 12	ns
Power Dissipation Capacitance AC240 AC241, 244	Сро§			65 Typ. 65 Typ. 71 Typ. 71 Typ.			pF
Min. (Valley) V <sub>OH</sub> During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>онv</sub> See Fig. 1	5	4 Typ. @ 25°C		v		
Max. (Peak) V <sub>OL</sub> During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>OLP</sub> See Fig. 1	5	1 Typ. @ 25°C		v		
Input Capacitance	Ci	_		10	_	10	pF
3-State Output Capacitance	Co			15		15	pF

### SWITCHING CHARACTERISTICS: ACT Series; t, t = 3 ns, C = 50 pF

			AMBI	ENT TEMPE	RATURE (T	΄ <sub>Α</sub> ) - °C	
CHARACTERISTICS	SYMBOL	V <sub>cc</sub> (V)	-40 to +85		-55 to +125		UNITS
		(•)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Data to Outputs ACT240	tрін tphl	5†	2.3	7.8	2.2	8.6	ns
ACT241, 244	tрын tрын	5	2.5	8.7	2.4	9.6	ns
Output Enable Times	tpzi tpzh	5	3.5	12.2	3.4	13.4	ns
Output Disable Times	tplz tphz	5	3.5	12.2	3.4	13.4	ns
Power Dissipation Capacitance ACT240 ACT241, 244	Сро§			Тур. Тур.	65 Тур. 71 Тур.		pF
Min. (Valley) Vон During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>онv</sub> See Fig. 1	5	4 Typ. @ 25°C			v	
Max. (Peak) VoL During Switching of Other Outputs (Output Under Test Not Switching)	Volp See Fig. 1	5	1 Typ. @ 25°C		v		
Input Capacitance	C <sub>1</sub>		_	10	—	10	рF
3-State Output Capacitance	Co	_	_	15	_	15	pF

\*3.3 V: min. is @ 3.6 V max. is @ 3 V

‡CPD is used to determine the dynamic power consumption, per package.

For AC series:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT series:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency


†5 V: min. is @ 5.5 V max. is @ 4.5 V

 $C_L$  = output load capacitance

### CD54/74AC240/241/244 CD54/74ACT240/241/244

o sa ang

#### PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
- 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PRR  $\lesssim$  1 MHz,  $t_{f}$  = 3 ns,  $t_{f}$  = 3 ns, SKEW 1 ns. 3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.
- IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 # CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

9205-42406

Fig. 1 - Simultaneous switching transient waveforms.






Fig. 2 - Three-state propagation delay times and test circuit.





9205-42407

#### Fig. 3 - Propagation delay times and test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V <sub>cc</sub>	3 V
Input Switching Voltage, Vs	0.5 V <sub>cc</sub>	1.5 V
Output Switching Voltage, Vs	0.5 V <sub>cc</sub>	0.5 V <sub>cc</sub>

## 9

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated