Data sheet acquired from Harris Semiconductor SCHS231

September 1998

# 多邦, 专业PCB打造 CD/4AC74, CD74ACT74

**Dual D-Type Flip-Flop with Set and Reset** Positive-Edge-Triggered

#### Features

- · Buffered Inputs
- Typical Propagation Delay (AC00)
  - 4.9ns at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 50pF$
- Exceeds 2kV ESD Protection MIL-STD-883, Method
- SCR-Lachup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly **Reduced Power Consumption**
- **Balanced Propagation Delays**
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply DZSC.COM
- ±24mA Output Drive Current
  - Fanout to 15 FAST™ ICs
  - Drives 50Ω Transmission Lines

## Description

The Harris CD74AC74 and CD74ACT74 dual D-type, positive edge triggered flip-flops use the Harris ADVANCED CMOS technology. These flip-flops have independent DATA, SET, RESET, and CLOCK inputs and Q and Q outputs. The logic level present at the data input is transferred to the output during the positive going transition of the clock pulse. SET and RESET are independent of the clock and are accomplished by a low level at the appropriate input.

## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.		
CD74AC74E	0 to 70, -40 to 85 -55 to 125	14 Ld PDIP	E14.3		
CD74ACT74E	0 to 70, -40 to 85 -55 to 125				
CD74AC74EX	0 to 70, -40 to 85 -55 to 125	14 Ld PDIP	E14.3		
CD74ACT74EX	0 to 70, -40 to 85 -55 to 125	14 Ld PDIP	E14.3		
CD74AC74M	0 to 70, -40 to 85 -55 to 125	14 Ld SOIC	M14.15		
CD74ACT74M	0 to 70, -40 to 85 -55 to 125	14 Ld SOIC	M14.15		

#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.


#### **Pinout**

CD74AC74, CD74ACT74 (PDIP, SOIC) **TOP VIEW** 





# Functional Diagram



**TRUTH TABLE** 

	INP	OUTPUTS			
SET	RESET	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	H (Note 5)	H (Note 5)
Н	Н	1	Н	Н	L
Н	Н	1	L	L	Н
Н	Н	L	Х	Q0	Q0

#### NOTES:

- 3. H = High level (steady state), L = Low level (steady state), X = Don't care,  $\uparrow$  = Transition from Low to High level.
- 4. Q0 = the level of Q before the indicated input conditions were established.
- 5. This configuration is nonstable, that is, it will not persist when set and reset inputs return to their inactive (high) level.

# **Absolute Maximum Ratings**

## 

## **Thermal Information**

Thermal Resistance (Typical, Note 8)	$\theta_{JA}$ ( ${}^{o}C/W$ )
PDIP Package	90
SOIC Package	175
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

## **Operating Conditions**

Temperature Range, T <sub>A</sub>	-55°C to 125°C
Supply Voltage Range, V <sub>CC</sub> (Note 7)	
AC Types	1.5V to 5.5V
ACT Types	4.5V to 5.5V
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>	0V to V <sub>CC</sub>
Input Rise and Fall Slew Rate, dt/dv	
AC Types, 1.5V to 3V	50ns (Max)
AC Types, 3.6V to 5.5V	20ns (Max)
ACT Types, 4.5V to 5.5V	10ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 6. For up to 4 outputs per device, add  $\pm 25 \text{mA}$  for each additional output.
- 7. Unless otherwise specified, all voltages are referenced to ground.
- 8.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## **DC Electrical Specifications**

			ST ITIONS	V <sub>CC</sub> 2		oc.		C TO °C		C TO 5°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
AC TYPES	•										
High Level Input Voltage	V <sub>IH</sub>	-	-	1.5	1.2	-	1.2	-	1.2	-	V
				3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	1.5	-	0.3	-	0.3	-	0.3	V
				3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
High Level Output Voltage	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	3	2.58	-	2.48	-	2.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 9, 10)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 9, 10)	5.5	-	-	-	-	3.85	-	V

## DC Electrical Specifications (Continued)

		TEST CONDITIONS		v <sub>cc</sub>	25°C		-40° C 85			C TO 5°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
			12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 9, 10)	5.5	-	-	-	1.65	-	-	V
			50 (Note 9, 10)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μА
Quiescent Supply Current, FF	Icc	V <sub>CC</sub> or GND	0	5.5	-	4	-	40	-	80	μΑ
ACT TYPES											
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 9, 10)	5.5	1	-	3.85	-	-	-	V
			-50 (Note 9, 10)	5.5	-	-	-	-	3.85	-	V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	4.5	-	0.1	-	0.1	-	0.1	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 9, 10)	5.5	1	-	-	1.65	-	-	V
			50 (Note 9, 10)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μΑ
Quiescent Supply Current, FF	Icc	V <sub>CC</sub> or GND	0	5.5	-	4	-	40	-	80	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

#### NOTES:

- 9. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
- 10. Test verifies a minimum  $50\Omega$  transmission-line-drive capability at  $85^{0}\text{C},75\Omega$  at  $125^{0}\text{C}.$

## **ACT Input Load Table**

INPUT	UNIT LOAD
D	0.53
$\overline{R}, \overline{S}$	0.58
СР	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

# **Prerequisite For Switching Function**

			-40°C	TO 85°C	-55°C T		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	UNITS
AC TYPES	•	! !		•	•	•	•
Data to CP Setup Time	tsu	1.5	39	-	44	-	ns
		3.3 (Note 11)	4.3	-	4.9	-	ns
		5 (Note 12)	3.1	-	3.5	-	ns
Hold Time	tH	1.5	0	-	0	-	ns
		3.3	0	-	0	-	ns
		5	0	-	0	-	ns
Removal Time, $\overline{R}$ , $\overline{S}$ to CP	t <sub>REM</sub>	1.5	30	-	34	-	ns
		3.3	4.1	-	4.7	-	ns
		5	2.4	-	2.7	-	ns
Pulse Width, $\overline{R}, \overline{S}$	t <sub>W</sub>	1.5	44	-	50	-	ns
		3.3	4.9	-	5.6	-	ns
		5	3.5	-	4	-	ns
Pulse Width, CP	t <sub>W</sub>	1.5	49	-	56	-	ns
		3.3	5.5	-	6.3	-	ns
		5	3.9	-	4.5	-	ns
CP Frequency	f <sub>MAX</sub>	1.5	10	-	9	-	MHz
		3.3	90	-	79	-	MHz
		5	125	-	110	-	MHz
ACT TYPES							
Data to CP Setup Time	tsu	5 (Note 12)	3.5	-	4	-	ns
Hold Time	t <sub>H</sub>	5	0	-	0	-	ns
Removal Time, $\overline{R}$ , $\overline{S}$ to CP	t <sub>REM</sub>	5	2.4	-	2.7	-	ns
Pulse Width, $\overline{R}$ , $\overline{S}$	t <sub>W</sub>	5	4.4	-	5	-	ns
Pulse Width, CP	t <sub>W</sub>	5	5	-	5.7	-	ns
CP Frequency	f <sub>MAX</sub>	5	97	-	85	-	MHz

## NOTES:

11. 3.3V Min at 3.6V.

12. 5V Min at 4.5V.

# **Switching Specifications** Input $t_r$ , $t_f$ = 3ns, $C_L$ = 50pF (Worst Case)


			-40°C TO 85°C		-55				
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
AC TYPES									
Propagation Delay, CP to Q, $\overline{Q}$	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	114	-	-	125	ns
		3.3 (Note 14)	3.6	-	12.7	3.5	-	14	ns
		5 (Note 15)	2.6	-	9.1	2.5	-	10	ns

# Switching Specifications Input $t_{\rm p},\,t_{\rm f}$ = 3ns, $C_L$ = 50pF (Worst Case) (Continued)

			-40°C TO 85°C		-55				
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Propagation Delay, $\overline{R}$ , $\overline{S}$ to $Q$ , $\overline{Q}$	t <sub>PLH</sub>	1.5	-	-	120	-	-	132	ns
		3.3	3.8	-	13.4	3.7	-	14.7	ns
		5	2.7	-	9.5	2.6	-	10.5	ns
	t <sub>PHL</sub>	1.5	-	-	131	-	-	144	ns
		3.3	4.1	-	14.6	4	-	16.1	ns
		5	3	-	10.4	2.9	-	11.5	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 16)	-	-	55	-	-	55	-	pF
ACT TYPES				•	•			•	
Propagation Delay, CP to Q, $\overline{Q}$	t <sub>PHL</sub> t <sub>PLH</sub>	5 (Note 15)	2.5	-	8.6	2.4	-	9.5	ns
Propagation Delay, $\overline{R}$ , $\overline{S}$ to $\overline{Q}$	t <sub>PLH</sub>	5	3	-	10.5	2.9	-	11.5	ns
	t <sub>PHL</sub>	5	3.2	-	11.4	3.1	-	12.5	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 16)	-	-	55	-	-	55	-	pF

#### NOTES:

- 13. Limits tested 100%.
- 14. 3.3V Min at 3.6V, Max at 3V.
- 15. 5V Min at 5.5V, Max at 4.5V.
- 16.  $C_{PD}$  is used to determine the dynamic power consumption per flip-flop.  $P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 f_0) + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.







FIGURE 3.



NOTE: For AC Series Only: When  $V_{CC}$  = 1.5V,  $R_L$  = 1k $\Omega$ .

	CD74AC	CD74ACT
Input Level	V <sub>CC</sub>	3V
Input Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	1.5V
Output Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>

FIGURE 4. PROPAGATION DELAY TIMES

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated