查询CD54ACT161供应商

捷多邦,专业PCB打样CD54AC可加合共CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS

SCHS298 - APRIL 2000

Inputs Are TTL-Voltage Compatible CD54ACT161 ... F PACKAGE CD74ACT161 ... E OR M PACKAGE Internal Look-Ahead for Fast Counting (TOP VIEW) Carry Output for n-Bit Cascading CLR 16 VCC Synchronous Counting CLK 15 RCO 2 Synchronously Programmable 14 QA A 3 SCR-Latchup-Resistant CMOS Process and ВΓ 4 13 Q_B **Circuit Design** СП 5 12 QC Exceeds 2 kV ESD Protection per D 11 QD 6 MIL-STD-883, Method 3015 10 ENT ENP [7 Package Options Include Plastic GND [8 9 I LOAD Small-Outline (M) Standard Plastic (E) and

description

Ceramic (F) DIPs

The CD54ACT161 and CD74ACT161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The CD54ACT161 is characterized for operation over the full military temperature range of –55°C to 125°C. The CD74ACT161 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCHS298 - APRIL 2000

_								
	INPUTS			OUTPUTS		FUNCTION		
CLR	CLK	ENP	ENT	LOAD	A,B,C,D	Qn	RCO	FUNCTION
L	Х	Х	Х	Х	Х	L	L	Reset (clear)
н	\uparrow	Х	Х	Ι	I	L	L	Parallel load
н	\uparrow	Х	Х	Ι	h	Н	Note 1	Falallel Ioau
н	\uparrow	h	h	h	Х	Count	Note 1	Count
н	Х	Ι	Х	h	Х	q _n	Note 1	Inhibit
н	Х	Х	Ι	h	Х	q _n	L	

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, \uparrow = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SCHS298 - APRIL 2000




[†] For simplicity, routing of complementary signals $\overline{\text{LD}}$ and $\overline{\text{CK}}$ is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.



SCHS298 - APRIL 2000



logic diagram, each D/T flip-flop (positive logic)



[†] The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the logic diagram of the overall device.




SCHS298 - APRIL 2000

typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SCHS298 - APRIL 2000

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} (V _I < 0 V or V _I > V _{CC}) (see Note 2)	
Output clamp current, I_{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 2)	
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): E package	
M package	
Storage temperature range, T _{sta}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		T _A =	25°C	CD54A	CT161	CD74A	CT161	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	0	10	ns
ТА	Operating free-air temperature			- 55	125	- 40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	-	-

	TEST CONDITIONS		N	T _A = 25°C		CD54ACT161		CD74ACT161		UNIT
PARAMETER	TESTCON	Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
VOH		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
	$V_I = V_{IH}$ or V_{IL}	I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		V
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V	-		3.85		-		V
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85		
	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	V
Vai		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	
V _{OH} V _{OL} II I <u>CC</u> Ci		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V		-		1.65		-	
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V		-		-		1.65	
lj	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μA
∆I _{CC}	$V_{I} = V_{CC} - 2.1 V$		4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

[†] Test one output at a time, not exceeding 1 second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



SCHS298 - APRIL 2000

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
A, B, C, or D	0.13
CLK	1
CLR, ENT	0.83
LOAD	0.67
ENP	0.5

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended operating conditions (unless otherwise noted)

			CD54A	CT161	CD74A	CT161	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	_		80		91	MHz
+	Pulse duration	CLK high or low	6.2		5.4		ns
tw		CLR low	6		5.3		
+	Catura times Instance OLIKA	A, B, C, or D	5		4.4		
t _{su}	Setup time, before CLK↑	LOAD	6		5.3	MIN MAX 91 N 5.4	ns
	Lod time after CLKT	A, B, C, or D	0		0		ns
t _h	Hold time, after CLK↑	ENP or ENT	0		0		
t _{rec}	Recovery time, CLR↑ before CLK↑		6		5.3		ns

switching characteristics over recommended operating conditions, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	CD54ACT161		CD74ACT161		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			80		91		MHz
	CLK	RCO	4.2	16.7	4.3	15.2	
		Any Q	4.1	16.5	4.2	15	
^t pd	ENT	RCO	2.7	10.8	2.8	9.8	ns
	CLR	Any Q	4.1	16.5	4.2	15	
	CER	RCO	4.1	16.5	4.2	15	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	66	pF



SCHS298 - APRIL 2000



- NOTES: A. CI includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
 - D. For clock inputs, fmax is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLH and tpHL are the same as tpd.
 - G. t_{PZL} and t_{PZH} are the same as t_{en} .
 - H. tpLz and tpHz are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated