1-LINE TO 10-LINE CLOCK DRIVER

SCAS442B - FEBRUARY 1994 - REVISED NOVEMBER 1995

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation **Applications**
- Operates at 3.3-V V_{CC}
- LVTTL-Compatible Inputs and Outputs
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Distributes One Clock Input to Ten Outputs
- Outputs Have Internal Series Damping Resistor to Reduce Transmission Line **Effects**
- Distributed V_{CC} and Ground Pins Reduce **Switching Noise**
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages DZSG.COM

DB OR DW PACKAGE (TOP VIEW)

		_		1
GND [\cup	24	GND
Y10	2		23] Y1
VCC	3		22] Vcc
Y9 [21] Y2
OE [5		20] GND
Α[6		19] Y3
P0 [7		18] Y4
P1 [8		17] GND
Y8 [9		16] Y5
V _{CC} [10		15] v _{cc}
Y7 [11		14] Y6
GND [12		13	GND
	_		_	

description

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (OE) input disables the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at nominal 3.3-V V_{CC}.

The propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part-to-part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INP	UTS	OUTPUTS
Α	OE	Yn
L	Н	Z
Н	Н	Z
L	L	L
Н	L	Н

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS442B - FEBRUARY 1994 - REVISED NOVEMBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

	-
Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)	0.5 V to 3.6 V
Current into any output in the low state, I _O	24 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _I < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
Supply voltage	3	3.6	V
High-level input voltage	2		V
Low-level input voltage		0.8	V
Input voltage	0	5.5	V
High-level output current		-12	mA
Low-level output current		12	mA
Input clock frequency		100	MHz
Operating free-air temperature	0	70	°C
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input clock frequency	Supply voltage 3 High-level input voltage 2 Low-level input voltage 0 Input voltage 0 High-level output current 1 Low-level output current 1 Input clock frequency 0	Supply voltage 3 3.6 High-level input voltage 2 Low-level input voltage 0.8 Input voltage 0 5.5 High-level output current -12 Low-level output current 12 Input clock frequency 100

NOTE 3: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
VIK	V _{CC} = 3 V,	I _I = -18 mA				-1.2	V
Voн	V _{CC} = 3 V,	$I_{OH} = -12 \text{ mA}$		2			V
V_{OL}	$V_{CC} = 3 V$	$I_{OL} = 12 \text{ mA}$				0.8	V
lį	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
1 ₀ ‡	V _{CC} = 3.6 V,	V _O = 2.5 V		-7		-70	mA
loz	V _{CC} = 3.6 V,	$V_{CC} = 3 \text{ V or } 0$				±10	μΑ
			Outputs high			0.3	
ICC	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	$I_{O}=0,$	Outputs low			15	mA
	1 = 100 or 014B		Outputs disabled			0.3	
C _i	$V_I = V_{CC}$ or GND,	$V_{CC} = 3.3 \text{ V},$	f = 10 MHz		4		pF
Co	$V_O = V_{CC}$ or GND,	$V_{CC} = 3.3 \text{ V},$	f = 10 MHz		6		pF

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

CDC2351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B - FEBRUARY 1994 - REVISED NOVEMBER 1995

switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM TO (OUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$			V _{CC} = 3 V to 3.6 V, T _A = 0°C to 70°C		UNIT
		(001P01)	MIN	TYP	MAX	MIN	MAX	
t _{PLH}	А	Y	3.8	4.3	4.8			ns
^t PHL			3.6	4.1	4.6			
^t PZH	ŌĒ	Y	2.4	4.9	6.0	1.8	6.9	ns
^t PZL			2.4	4.3	6.0	1.8	6.9	
^t PHZ	ŌĒ	OE Y	2.2	4.4	6.3	2.1	7.1	ns
t _{PLZ}			2.2	4.6	6.3	2.1	7.3	
tsk(o)	А	Υ		0.3	0.5		0.5	ns
^t sk(p)	А	Υ		0.2	8.0		0.8	ns
^t sk(pr)	А	Υ			1		1	ns
t _r	А	Υ					2.5	ns
t _f	А	Υ					2.5	ns

switching characteristics temperature and $V_{\hbox{CC}}$ coefficients over recommended operating free-air temperature and $V_{\hbox{CC}}$ range (see Note 4)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
∝tpLH(T)	Average temperature coefficient of low to high propagation delay	А	Y	85†	ps/10°C
∝t _{PHL} (T)	Average temperature coefficient of high to low propagation delay	А	Y	50†	ps/10°C
∝tpLH(VCC)	Average V _{CC} coefficient of low to high propagation delay	А	Y	-145 [‡]	ps/ 100 mV
∝t _{PHL} (V _{CC})	Average V _{CC} coefficient of high to low propagation delay	А	Y	-100‡	ps/ 100 mV


† ∝tpLH(T) and ∝tpHL(T) are virtually independent of V_{CC}.
‡ ∝tpLH(V_{CC}) and ∝tpHL(V_{CC}) are virtually independent of temperature.

NOTE 4: These data were extracted from characterization material and are not tested at the factory.



SCAS442B - FEBRUARY 1994 - REVISED NOVEMBER 1995

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tp_{LHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
 The difference between the fastest and slowest of tp_{HLn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- B. Pulse skew, $t_{SK(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).
- C. Process skew, t_{Sk(pr)}, is calculated as the greater of:

 The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{sk(o)}$, $t_{sk(p)}$, $t_{sk(pr)}$



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated