查询CDC2509B供应商

捷多邦,专业PCB打样工厂,24小时加急出货 CDC2509B 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE (TOP VIEW)

24 CLK

22 VCC

21 2Y0

20 **1** 2Y1

19 GND

18 GND

17 1 2Y2

16 2Y3

15 🛛 V_{CC}

14 🛛 2G

13 FBIN

WWW.DZSC.COM

23 AV_{CC}

AGND [

V_{CC} 2

1Y0 3

1Y1 4

1Y2 5

GND 6

GND **1**7

1Y3 8

1Y4 9

1G 🛛 11


12

FBOUT

SCAS613 - SEPTEMBER 1998

- Designed to Meet PC SDRAM Registered
 DIMM Specification
- Spread Spectrum Clock Compatible
- Operating Frequency 25 MHz to 125 MHz
- tPhase Error Minus Jitter at 66MHz to 100 MHz is ±150 ps
- Jitter (pk pk) at 66 MHz to 100 MHz is ±80 ps
- Jitter (cyc cyc) at 66 MHz to 100 MHz is |100 ps|
- Available in Plastic 24-Pin TSSOP
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3-V

description



One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509B does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509B requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC2509B is characterized for operation from 0°C to 70°C.

For application information refer to application reports *High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516* (literature number SLMA003) and *Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC)* (literature number SCAA039).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS613 - SEPTEMBER 1998

	FUNCTION TABLE										
Γ		INPUTS	;	OUTPUTS							
1G 2G CLK		(0:4) (0:3)		FBOUT							
Γ	Х	Х	L	L	L	L					
L	L	L	Н	L	L	н					
	L	Н	н	L	Н	н					
	Н	L	Н	н	L	н					
	Н	Н	Н	Н	Н	н					

functional block diagram





SCAS613 - SEPTEMBER 1998

Terminal Functions

TERMINAL		TYPE	DESCRIPTION					
NAME	NO.		DESCRIPTION					
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC2509B clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.					
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.					
1G	11	I	Output bank enable. 1G is the output enable for outputs $1Y(0:4)$. When 1G is low, outputs $1Y(0:4)$ are disabled to a logic-low state. When 1G is high, all outputs $1Y(0:4)$ are enabled and switch at the same frequency as CLK.					
2G	14	I	Output bank enable. 2G is the output enable for outputs $2Y(0:3)$. When 2G is low, outputs $2Y(0:3)$ are disabled to a logic low state. When 2G is high, all outputs $2Y(0:3)$ are enabled and switch at the same frequency as CLK.					
FBOUT	12	о	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.					
1Y (0:4)	3, 4, 5, 8, 9	ο	Clock outputs. These outputs provide low-skew copies of CLK. Output bank $1Y(0:4)$ is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated $25-\Omega$ series-damping resistor.					
2Y (0:3)	16, 17, 20, 21	ο	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series-damping resistor.					
AVCC	23	Power	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.					
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.					
Vcc	2, 10, 15, 22	Power	Power supply					
GND	6, 7, 18, 19	Ground	Ground					



SCAS613 - SEPTEMBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, AV _{CC} (see Note 1) Supply voltage range, V _{CC} Input voltage range, V _I (see Note 2)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state,	
V _O (see Notes 2 and 3)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. AV_{CC} must not exceed V_{CC}.

- 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. This value is limited to 4.6 V maximum.
- 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

recommended operating conditions (see Note 5)

		MIN	MAX	UNIT
V _{CC} , AV _{CC}	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.



SCAS613 - SEPTEMBER 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	V _{CC} , AV _{CC}	MIN	TYP‡	MAX	UNIT
VIK	Ij = -18 mA		3 V			-1.2	V
	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			
VOH	I _{OH} = -12 mA	3 V	2.1			V	
	$I_{OH} = -6 \text{ mA}$		3 V	2.4			
	I _{OL} = 100 μA	MIN to MAX			0.2		
VOL	I _{OL} = 12 mA	3 V			0.8	V	
	I _{OL} = 6 mA		3 V			0.55	
l	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±5	μΑ
ICC§	$V_{I} = V_{CC} \text{ or GND},$	$I_{O} = 0$, Outputs: low or high	3.6 V			10	μA
∆ICC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3.3 V to 3.6 V			500	μΑ
Ci	$V_{I} = V_{CC}$ or GND		3.3 V		4		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6		pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. § For I_{CC} of AV_{CC}, and I_{CC} vs Frequency (see Figures 7 and 8).

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
fclk	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†]		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Note 6 and Figures 1 and 2)[‡]

PARAMETER	FROM (INPUT)/CONDITION	TO (OUTPUT)	V _{CC} , AV _{CC} = 3.3 V ± 0.165 V			V _{CC} , AV _{CC} = 3.3 V ± 0.3 V			UNIT
		(001101)	MIN	TYP	MAX	MIN	TYP	MAX	
^t phase error [,] – jitter (see Notes 7 and 8, Figures 3, 4, and 5)	CLKIN↑ = 66 MHz to100 MHz	FBIN↑	-150		150	-200		200	ps
t _{sk(o)} §	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter _(pk-pk) (see Figure 6)		Any Y or FBOUT				-80		80	20
Jitter _{(cycle} -cycle) (see Figure 6)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT						100	ps
Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT				45%		55%	
t _r		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
t _f		Any Y or FBOUT		1.7	2.5	1.2		2.7	ns

[‡] These parameters are not production tested.

The t_{sk(0)} specification is only valid for equal loading of all outputs.


NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

7. This is considered as static phase error.

8. Phase error does not include jitter. The total phase error is -230 ps to 230 ps for the 5% V_{CC} range.



SCAS613 - SEPTEMBER 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. $C_{\mbox{L}}$ includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , t_f \leq 1.2 ns, t_f \leq 1.2 ns.
- C. The outputs are measured one at a time with one transition per measurement.





Figure 1. Load Circuit and Voltage Waveforms





SCAS613 - SEPTEMBER 1998


TYPICAL CHARACTERISTICS PHASE ADJUSTMENT SLOPE AND PHASE ERROR vs LOAD CAPACITANCE 50 250 V_{CC} = 3.3 V 40 200 f_C = 100 MHz $C_{LY} = 30 pF$ 150 Phase Adjustment Slope – ps/pF 30 T_A = 25°C Phase Error Phase Error Measured 20 100 from CLK to Y Phase Error – ps 10 50 0 0 -10 -50 -20 -100 -30 -150 **Phase Adjustment Slope** -40 -200 -50 -250 5 10 15 20 25 30 35 40 45 50 0 CLF – Lumped Feedback Capacitance at FBIN – pF Figure 3 PHASE ERROR VS **CLOCK FREQUENCY** 400 V_{CC} = 3.3 V CLY = CLF = 30 pFT_A = 25°C 300 Phase Error Measured from CLK to FBIN Phase Error – ps 200 100 0 -100 65 75 85 95 105 115 125 45 55 35 f_c – Clock Frequency – MHz

Figure 4

NOTES: A. CLY = Lumped capacitive load at Y B. CLF = Lumped feedback capacitance at FBIN



SCAS613 - SEPTEMBER 1998



TEXAS


TYPICAL CHARACTERISTICS

SCAS613 - SEPTEMBER 1998

MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated