1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY

SCBS117A-D4501, JANUARY 1991-REVISED NOVEMBER 1992

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (–15-mA I_{OH}, 64-mA I_{OL})
- Packaged in Plastic Small-Outline Package

D PACKAGE (TOP VIEW) GND [1 16 11/1 1Y2 [2 15 11/7 2Y1 [3 14] V_{CC} GND [4 13] 2/7/C 2Y2 [5 12] A 3Y [6 11] V_{CC} GND [7 10] 3/7/C 4Y [8 9] 4/7/C

description

The CDC329 contains a clock driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity control inputs (\overline{T}/C) , various combinations of true and complementary outputs can be obtained.

The CDC329 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


INP	JTS	OUTPUT			
T/C	Α	Υ			
L	L	لو را			
L	Н	Н			
Н	L	Н			
Н	Н	W			

logic symbol†

A 1T/C 2T/C	12 15 13	N1	1	16	1Y1 1Y2
	10	N2	2	5	2Y1 2Y2
3T/C 4T/C	9	N3 N4	3 4	8	3Y 4Y

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 7 V Input voltage range, V _I (see Note 1) –1.2 V to 7 V
Voltage range applied to any output in the high state
or power-off state, V _O (see Note 1)
Current into any output in the low state, IO
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) 1000 mW
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
IOH	High-level output current			-15	mA
lOL	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	I _I = -18 mA				-1.2	V
Voн	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -15 \text{ mA}$		3.85			V
VoL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$				0.55	V
lį	V _{CC} = 5.25 V,	$V_I = V_{CC}$ or GND				±1	μΑ
laa	V _{CC} = 5.25 V,	$I_{O} = 0$,	Outputs high			50	μΑ
lcc	$V_I = V_{CC}$ or GND		Outputs low		20	30	mA
C _i	V _I = 2.5 V or 0.5 V				3		pF

 $[\]dagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}		Any Y	2		6.6	ns
tPHL	A		1.7		5.4	
t _{PLH}	T/C	Amiry	1.6		7.4	ns
t _{PHL}		Any Y	1.7		6.3	
^t sk(o)	А	Any Y (same phase)			0.5	
		Any Y (any phase)			2.5	ns
t _r				2		ns
t _f				1.3		ns


switching characteristics, V_{CC} = 5 V \pm 0.25 V, T_A = 25°C to 70°C (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
^t PLH	A	Any Y	2.3	5.9	ne
t _{PHL}			1.7	4.8	ns
tsk(o)	А	Any Y (same phase)		0.5	
		Any Y (any phase)		2	ns

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS




NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



WAVEFORMS FOR CALCULATION OF t_{sk(o)}



Output skew, $t_{SK(O)}$, from A to any Y (same phase), can be measured only between outputs for which the respective polarity control inputs (\overline{T}/C) are at the same logic level. It is calculated as the greater of:

- a) the difference between the fastest and slowest of tp_{LH} from A[↑] to any Y (e.g., tp_{LHn}, n = 1 to 4; or tp_{LHn}, n = 5 to 6),
- b) the difference between the fastest and slowest of tpHL from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6),
- c) the difference between the fastest and slowest of tpLH from A↓ to any Y (e.g., tpLHn, n = 7 to 8), and
- d) the difference between the fastest and slowest of tp_{HL} from A↑ to any Y (e.g., tp_{HLn}, n = 7 to 8).

Output skew, $t_{SK(O)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity control inputs (\overline{T}/C) are at the same or different logic levels. It is calculated as the greater of:

- a) the difference between the fastest and slowest of tpLH from A↑ to any Y or tpHL from A↑ to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8), and
- b) the difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8).

Figure 2. Skew Waveforms and Calculations



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated