
- 533-MHz Differential Clock Source for Direct Rambus[™] Memory Systems for an 1066-MHz Data Transfer Rate
- Synchronizes the Clock Domains of the Rambus Channel With an External System or Processor Clock
- Three Power Operating Modes to Minimize Power for Mobile and Other Power-Sensitive Applications
- Operates From a Single 3.3-V Supply and 120 mW at 300 MHz (Typ)
- Packaged in a Shrink Small-Outline
 Package (DBQ)
- Supports Frequency Multipliers: 4, 6, 8, 16/3
- No External Components Required for PLL
- Supports Independent Channel Clocking
- Spread Spectrum Clocking Tracking Capability to Reduce EMI
- Designed for Use With TI's 133-MHz Clock Synthesizers CDC924 and CDC921

- Cycle-Cycle Jitter Is Less Than 40 ps at 533 MHz
- Certified by Gigatest Labs to Exceed the Rambus DRCG Validation Requirement
- Supports Industrial Temperature Range of -40°C to 85°C



NC - No internal connection

description

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 533 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCFR83 is characterized for operation over free-air temperatures of -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCAS665A – APRIL 2001 REVISED MARCH 2002

functional block diagram



FUNCTION TABLE†

MODE	S0	S1	S2	CLK	CLKB
Normal	0	0	0	Phase aligned clock	Phase aligned clock B
Bypass	1	0	0	PLLCLK	PLLCLKB
Test	1	1	0	REFCLK	REFCLKB
Output test (OE)	0	1	Х	Hi-Z	Hi-Z
Reserved	0	0	1	_	_
Reserved	1	0	1	_	_
Reserved	1	1	1	Hi-Z	Hi-Z

TX = don't care, Hi-Z = high impedance



SCAS665A - APRIL 2001 REVISED MARCH 2002

Terminal Functions

TERMIN	NAL	l.,_	DECODINE
NAME	NO.	1/0	DESCRIPTION
CLK	20	0	Output clock
CLKB	18	0	Output clock (complement)
GNDC	8		GND for phase aligner
GNDI	5		GND for control inputs
GNDO	17, 21		GND for clock outputs
GNDP	4		GND for PLL
MULT0	15	I	PLL multiplier select
MULT1	14	I	PLL multiplier select
NC	19		Not used
PCLKM	6	- 1	Phase detector input
PWRDNB	12	- 1	Active low power down
REFCLK	2	I	Reference clock
S0	24	ı	Mode control
S1	23	- 1	Mode control
S2	13	I	Mode control
STOPB	11	I	Active low output disable
SYNCLKN	7	I	Phase detector input
$V_{DD}C$	9		V _{DD} for phase aligner
$V_{DD}IPD$	10		Reference voltage for phase detector inputs and STOPB
$V_{DD}IR$	1		Reference voltage for REFCLK
$V_{DD}O$	16, 22		V _{DD} for clock outputs
$V_{DD}P$	3		V _{DD} for PLL

SCAS665A - APRIL 2001 REVISED MARCH 2002

PLL divider selection

Table 1 lists the supported REFCLK and BUSCLK frequencies. Other REFCLK frequencies are permitted, provided that (267 MHz < BUSCLK < 533 MHz) and (33 MHz < REFCLK < 100 MHz).

Table 1. REFCLK and BUSCLK Frequencies

MULT0	MULT1	REFCLK (MHz)	MULTIPLY RATIO	BUSCLK (MHz)
0	0	67	4	267
0	1	50	6	300
0	1	67	6	400
1	1	33	8	267
1	1	50	8	400
1	1	67	8	533
1	0	67	16/3	356

Table 2. Clock Output Driver States

STATE	PWRDNB	STOPB	CLK	CLKB
Powerdown	0	Х	GND	GND
CLK stop	1	0	VX, STOP	VX, STOP
Normal	1	1	PACLK/PLLCLK/ REFCLK†	PACLKB/PLLCLKB/ REFCLKB

[†] Depending on the state of S0, S1, and S2

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{DD} (see Note 1)	0.5 V to 4 V
Output voltage range, V _O , at any output terminal	
Input voltage range, V _I , at any input terminal	\dots -0.5 V to V _{DD} + 0.5 V
Continuous total power dissipation	see Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{Stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C‡	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DBQ	1400 mW	11 mW/°C	905 mW	740 mW

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



NOTE 1: All voltage values are with respect to the GND terminals.

SCAS665A - APRIL 2001 REVISED MARCH 2002

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3.135	3.3	3.465	V
High-level input voltage, V _{IH} (CMOS)	$0.7 \times V_{DD}$			V
Low-level input voltage, V _{IL} (CMOS)			$0.3 \times V_{DD}$	V
Initial phase error at phase detector inputs (required range for phase aligner)	$-0.5 \times t_{C(PD)}$		$0.5 \times t_{C(PD)}$	
REFCLK low-level input voltage, V _{IL}			$0.3 \times V_{DD}IR$	V
REFCLK high-level input voltage, V _{IH}	$0.7 \times V_{DD}IR$			V
Input signal low voltage, V _{IL} (STOPB)			$0.3 \times V_{DD}IPD$	V
Input signal high voltage, VIH (STOPB)	$0.7 \times V_{DD}IPD$			V
Input reference voltage for (REFCLK) (VDDIR)	1.235		3.465	V
Input reference voltage for (PCLKM and SYSCLKN) (VDDIPD)	1.235		3.465	V
High-level output current, IOH			-16	mA
Low-level output current, IOL			16	mA
Operating free-air temperature, T _A	-40		85	°C

timing requirements

	MIN	MAX	UNIT
Input cycle time, t _{C(in)}	10	40	ns
Input cycle-to-cycle jitter		250	ps
Input duty cycle over 10,000 cycles	40%	60%	
Input frequency modulation, f _{mod}	30	33	kHz
Modulation index, nonlinear maximum 0.5%		0.6%	
Phase detector input cycle time (PCLKM and SYNCLKN)	30	100	ns
Input slew rate, SR	1	4	V/ns
Input duty cycle (PCLKM and SYNCLKN)	25%	75%	

SCAS665A - APRIL 2001 REVISED MARCH 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS [†]	MIN	TYP‡	MAX	UNIT	
V _{O(STOP)}	Output voltage (STOPB = 0)	e during CLK Stop	See Figure 1		1.1		2	
V _{O(X)}	Output crossing	ng-point voltage	See Figure 1 and Fig	jure 6	1.3		1.8	V
Vo	Output voltage	e swing	See Figure 1		0.4		0.6	V
V _{IK}	Input clamp vo	oltage	$V_{DD} = 3.135 \text{ V},$	I _I = -18 mA			-1.2	V
			See Figure 1				2	
Vон	High-level out	put voltage	V _{DD} = min to max,	I _{OH} = -1 mA	V _{DD} – 0.1 V			V
			V _{DD} = 3.135 V,	I _{OH} = -16 mA	2.4			
			See Figure 1		1			
V _{OL}	Low-level outp	out voltage	V _{DD} = min to max,	I _{OL} = 1 mA			0.1	V
			V _{DD} = 3.135 V,	I _{OL} = 16 mA			0.5	
			$V_{DD} = 3.135 \text{ V},$	V _O = 1 V	-32	-52		
loн	High-level out	put current	$V_{DD} = 3.3 \text{ V},$	V _O = 1.65 V		-51		mA
			V _{DD} = 3.465 V,	V _O = 3.135 V		-14.5	-21	
			V _{DD} = 3.135 V,	V _O = 1.95 V	43	61.5		
l _{OL}	Low-level outp	out current	$V_{DD} = 3.3 V,$	65		mA		
			V _{DD} = 3.465 V,	V _O = 0.4 V		25.5	36	
IOZ	High-impedance-state output current		S0 = 0, S1 = 1				±10	μΑ
IOZ(STOP)	High-impedance-state output current during CLK stop		Stop = $0, V_O = GNE$	or V _{DD}			±100	μΑ
I _{OZ(PD)}	• .	ce-state output ver-down state	$PWRDNB = 0,$ $V_O = GND \text{ or } V_{DD}$		-10		100	μΑ
Lu	High-level	REFCLK, PCLKM, SYNCLKN, STOPB	V _{DD} = 3.465 V,	$V_I = V_{DD}$			10	^
¹IH	input current	PWRDNB, S0, S1, S2, MULT0, MULT1	V _{DD} = 3.465 V,	$V_I = V_{DD}$			10	μΑ
	Low-level	REFCLK, PCLKM, SYNCLKN, STOPB	V _{DD} = 3.465 V,	V _I = 0			-10	4
IIL	input current	PWRDNB, S0, S1, S2, MULT0, MULT1	V _{DD} = 3.465 V,	V _I = 0			-10	μΑ
7-	Output	High state	R _I at I _O –14.5 mA to	–16.5 mA	15	35	50	0
ZO	impedance	Low state	R _I at I _O 14.5 mA to	16.5 mA	11	17	35	Ω
	Reference	\/==ID_\/c=IDD	V 2.405.V	PWRDNB = 0			50	μΑ
	current	V _{DD} IR, V _{DD} IPD	V _{DD} = 3.465 V	PWRDNB = 1			0.5	mA
Cl	Input capacita	ince	V _I = V _{DD} or GND			2		pF
co	Output capaci	tance	$V_O = V_{DD}$ or GND			3		pF
I _{DD(PD)}	Supply curren	t in power-down state	REFCLK = 0 MHz to PWDNB = 0,	100 MHz, STOPB = 1			100	μΑ
IDD(CLKSTOP)	Supply curren	t in CLK stop state	BUSCLK configured	for 533 MHz		-	45	mA
IDD(NORMAL)		t in normal state	BUSCLK = 533 MHz		1		100	mA
22(1101111111111)	,		ļ		ļ	-		

[†] V_{DD} refers to any of the following; V_{DD} , $V_{DD}IPD$, $V_{DD}IR$, $V_{DD}O$, $V_{DD}C$, and $V_{DD}P$ ‡ All typical values are at $V_{DD}=3.3$ V, $T_{A}=25^{\circ}C$.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	l		TEST CONDITIONS	MIN	TYPT MAX	UNIT	
t _{c(out)}	Clock output cycle time				1.87	3.75	ns	
			267 MHz			80		
		Infinite and	300 MHz]		70	1	
^t (jitter)	Total cycle jitter over 1, 2, 3, 4, 5, or 6 clock cycles	stopped phase	356 MHz	See Figure 3		60	ps	
	3, 4, 5, or o clock cycles	alignment	400 MHz	1		50	1	
			533 MHz§	1		40	1	
t(phase)	Phase detector phase error for distributed loop			Static phase error [‡]	-100	100	ps	
t(phase, SSC)	PLL output phase error when tracking SSC			Dynamic phase error [‡]	-100	100	ps	
t(DC)	Output duty cycle over 10,	000 cycles		See Figure 4	45%	55%		
			267 MHz			80		
		Infinite and	300 MHz	1		70	1	
t(DC, err)	Output cycle-to-cycle duty cycle error	stopped phase	356 MHz	See Figure 5		60	ps	
, ,	duty cycle entor	alignment	400 MHz	1		50	1	
			533 MHz	1		50	1	
t _r , t _f	Output rise and fall times (measured at 20%–80% of output voltage)		See Figure 7	160	400	ps		
Δt	Difference between rise an (20%–80%) t _f - t _r	d fall times on a s	ingle device	See Figure 7		100	ps	

state transition latency specifications

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	түр†	MAX	UNIT
	Delay time, PWRDNB↑ to CLK/CLKB output settled (excluding t(DISTLOCK))	Powerdown	Normal	See Figure 8			3	
^t (powerup)	Delay time, PWRDNB↑ to internal PLL and clock are on and settled	Powerdown	Nomiai				3	ms
	Delay time, power up to CLK/CLKB output settled	V	Normal	See Figure 8			3	ms
t(VDDpowerup)	Delay time, power up to internal PLL and clock are on and settled	VDD	Nomiai				3	1115
t(MULT)	MULT0 and MULT1 change to CLK/CLKB output resettled (excluding t(DISTLOCK))	Normal	Normal	See Figure 9			1	ms
t(CLKON)	STOPB [↑] to CLK/CLKB glitch-free clock edges	CLK Stop	Normal	See Figure 10			10	ns
t(CLKSETL)	STOPB [↑] to CLK/CLKB output settled to within 50 ps of the phase before STOPB was disabled	CLK Stop	Normal	See Figure 10			20	cycles
t(CLKOFF)	STOPB↓ to CLK/CLKB output disabled	Normal	CLK Stop	See Figure 10			5	ns

[†] All typical values are at $V_{DD} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] All typical values are at V_{DD} = 3.3 V, T_A = 25°C. ‡ Assured by design § Jitter measurement according to Rambus validation specification

state transition latency specifications (continued)

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
t(powerdown)	Delay time, PWRDNB↓ to the device in the power-down mode	Normal	Powerdown	See Figure 8			1	ms
t(STOP)	Maximum time in CLKSTOP (STOPB = 0) before reentering normal mode (STOPB = 1)	STOPB	Normal	See Figure 10			100	μs
t(ON)	Minimum time in normal mode (STOPB = 1) before reentering CLKSTOP (STOPB = 0)	Normal	CLK stop	See Figure 10	100			ms
t(DISTLOCK)	Time from when CLK/CLKB output is settled to when the phase error between SYNCLKN and PCLKM falls within t _(phase)	Unlocked	Locked				5	ms

 $[\]dagger$ All typical values are at V_{DD} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Load and Voltage Definitions ($V_{O(STOP)}$, $V_{O(X)}$, V_{O} , V_{OH} , V_{OL})




Cycle-to-cycle jitter = $|t_{C(1)} - t_{C(2)}|$ over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



PARAMETER MEASUREMENT INFORMATION



Cycle-to-cycle jitter = $|t_{C(3)} - t_{C(4)}|$ over 10000 consecutive cycles

Figure 3. Short Term Cycle-to-Cycle Jitter Over Four Cycles




Figure 4. Output Duty Cycle




Figure 5. Duty Cycle Error (Cycle-to-Cycle)




Figure 6. Crossing-Point Voltage



Figure 7. Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 8. PWRDNB Transition Timings





Figure 9. MULT Transition Timings



NOTE A: $V_{ref} = V_{O} \pm 200 \text{ mV}$

Figure 10. STOPB Transition Timings




MECHANICAL DATA

DBQ (R-PDSO-G**)

24-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-137



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265