

PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS


FEATURES


- Member of Programmable Clock Generator Family
 - CDCE913/CDCEL913: 1-PLL, 3 Outputs
 - CDCE925/CDCEL925: 2-PLL, 5 Outputs
 - CDCE937/CDCEL937: 3-PLL, 7 Outputs
 - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2] e.g., SSC Selection, Frequency Switching, Output Enable or Power Down
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
 - Generates Common Clock Frequencies
 Used With Texas Instruments DaVinci™,
 OMAP™, DSPs
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Setting

- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ±150 ppm
 - Single-Ended LVCMOS up to 160 MHz
- Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typ 60 ps)
- 1.8-V Device Power Supply
- Separate Output Supply Pins
 - CDCE925: 3.3 V and 2.5 V
 - CDCEL925: 1.8 V
- Temperature Range –40°C to 85°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

APPLICATIONS

 D-TV, STB, IP-STB, DVD-Player, DVD-Recorder, Printer





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG.

Ethernet is a trademark of Xerox Corporattion.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The CDCE925 and CDCEL925 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to five output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to two independent configurable PLLs.

The CDCx925 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL925 and 2.5 V to 3.3 V for CDCE925.

The input accepts an external crystal or LVCMOS clock signal. In case of a crystal input, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 pF to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or interface (USB, IEEE1394, Memory Stick) clocks from a 27 MHz reference input frequency, for example.

All PLLs supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports nonvolatile EEPROM programming for easy customization of the device in the application. It is preset to a factory default configuration and can be re-programmed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.

Three, free programmable control inputs, S0, S1, and S2, can be used to select different frequencies, or change SSC setting for lowering EMI, or other control features like outputs disable to low, outputs 3-state, power down, PLL bypass, etc.).

The CDCx925 operates in a 1.8 V environment. It operates in a temperature range of -40 °C to 85 °C.


Terminal Functions for CDCE925, CDCEL925

TERMINAL			DECORPTION		
NAME	NO.	1/0	DESCRIPTION		
Y1, Y2, Y5	7, 8, 10, 11, 13	0	LVCMOS outputs		
Xin/CLK	1	ı	Crystal oscillator input or LVCMOS clock Input (selectable via SDA/SCL bus)		
Xout	16	0	Crystal oscillator output (leave open or pullup when not used)		
V_{Ctrl}	4	I	VCXO control voltage (leave open or pullup when not used)		
V_{DD}	3	Power	1.8-V power supply for the device		
M	6.0	Dower	CDCEL925: 1.8-V supply for all outputs		
V _{DDOUT}	6, 9	Power	CDCE925: 3.3-V or 2.5-V supply for all outputs		
GND	5, 12	Ground	Ground		
S0	2	ı	User-programmable control input S0; LVCMOS inputs; internal pullup		
SDA/S1	15	I/O or I	SDA: bidirectional serial data input/output (default configuration), LVCMOS; internal pullup; or S1: user-programmable control input; LVCMOS inputs; internal pullup		
SCL/S2	14	I	SCL: serial clock input (default configuration), LVCMOS; internal pullup or S2: user-programmable control input; LVCMOS inputs; internal pullup		

Submit Documentation Feedback



FUNCTIONAL BLOCK DIAGRAM for CDCE925, CDCEL925



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
V_{DD}	Supply voltage range	-0.5 to 2.5	V
V_{I}	Input voltage range (2)	-0.5 to V _{DD} + 0.5	V
Vo	Output voltage range (2)	-0.5 to V _{DD} + 0.5	V
I	Input current (V _I < 0, V _I > V _{DD})	20	mA
Io	Continuous output current	50	mA
T _{stg}	Storage temperature range	-65 to 150	°C
T_{J}	Maximum junction temperature	125	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

PACKAGE THERMAL RESISTANCE for TSSOP (PW) PACKAGE⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TSSOP16 °C/W
		0	101
		150	85
T_{JA}	Thermal Resistance Junction to Ambient	200	84
		250	82
		500	74
T_{JC}	Thermal Resistance Junction to Case	_	42
T_JB	Thermal Resistance Junction to Board	_	64
$R_{\theta JT}$	Thermal Resistance Junction to Top	_	1.0
$R_{\theta JB}$	Thermal Resistance Junction to Bottom	_	58

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

⁽²⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{DD}	Device supply voltage	1.7	1.8	1.9	V
V	Output Yx supply voltage for CDCE925	2.3		3.6	
V_{DDOUT}	Output Yx supply voltage for CDCEL925	1.7		1.9	V
V _{IL}	Low-level input voltage LVCMOS			0.3 V _{DD}	V
V _{IH}	High-level input voltage LVCMOS	0.7 V _{DD}			V
V _{I(thresh)}	Input voltage threshold LVCMOS		0.5 V _{DD}		V
\/	Input voltage range S0	0		1.9	V
$V_{I(S)}$	Input voltage range S1, S2, SDA, SCL; V _(lthresh) = 0.5 V _{DD}	0		3.6	V
V _{I(CLK)}	Input voltage range CLK	0		1.9	V
	Output current (V _{DDOUT} = 3.3 V)			±12	
I _{OH} /I _{OL}	Output current (V _{DDOUT} = 2.5 V)			±10	mA
	Output current (V _{DDOUT} = 1.8 V)			±8	
C _L	Output load LVCMOS			15	pF
T _A	Operating free-air temperature	-40		85	°C

RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS(1)

		MIN	NOM	MAX	UNIT
f _{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f_{PR}	Pulling range (0 V \leq V _{Ctrl} \leq 1.8 V) ⁽²⁾	±120	±150		ppm
V _{Ctrl}	Frequency control voltage	0		V_{DD}	V
C ₀ /C ₁	Pullability ratio			220	
C _L	On-chip load capacitance at Xin and Xout	0		20	pF

⁽¹⁾ For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).

EEPROM SPECIFICATION

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000		cycles
EEret	Data retention	10			years

Submit Documentation Feedback

⁽²⁾ Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in the application report (SCAA085).



TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

				MIN	NOM MAX	UNIT
CLK_IN F	CLK_IN REQUIREMENTS					
	LVCMOS alack input fraguency	PLL bypass mode		0	160	
†CLK	LVCMOS clock input frequency	LVCMOS clock input frequency PLL mode		8	160	MHz
t _r / t _f	Rise and fall time CLK signal (20% to 80%)			3	ns	
duty _{CLK}	Duty cycle CLK at V _{DD} / 2			40%	60%	

		STANE MOI		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
SDA/SCL T	MING REQUIREMENTS (see Figure 12)					
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{su(START)}	START setup time (SCL high before SDA low)	4.7		0.6		μs
t _{h(START)}	START hold time (SCL low after SDA low)	4		0.6		μs
t _{w(SCLL)}	SCL low-pulse duration	4.7		1.3		μs
t _{w(SCLH)}	SCL high-pulse duration	4		0.6		μs
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su(STOP)}	STOP setup time	4		0.6		μs
t _{BUS}	Bus free time between a STOP and START condition	4.7		1.3		μs



DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
OVERAL	L PARAMETER							
I _{DD}	Supply current (see Figure 3)	All outputs off, f _{CLK} =27 MHz, f _{VCO} = 135 MHz; f _{OUT} =27 MHz	All PLLS on		20		mA	
		1700-100 14112, 1001-27 14112	Per PLL		9			
I _{DDOUT}	Supply current (see Figure 4 and Figure 5)	No load, all outputs on, $f_{OUT} = 27 \text{ MHz}$	CDCE925 $V_{DDOUT} = 3.3 \text{ V}$ CDCEL925 $V_{DDOUT} = 1.8 \text{ V}$		1		mA	
I _{DDPD}	Power-down current. Every circuit powered down except SDA/SCL	f _{IN} = 0 MHz,	V _{DD} = 1.9 V		30		μΑ	
V _{PUC}	Supply voltage V _{DD} threshold for power-up control circuit			0.85		1.45	V	
f _{VCO}	VCO frequency range of PLL			80		230	MHz	
f _{OUT}	LVCMOS output frequency	CDCE(L)925 V _{DDOUT} = 1.8 V		230			MHz	
	PARAMETER	I				II.		
V _{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}; \text{ Is } = -18 \text{ mA}$				-1.2	V	
I _I	LVCMOS Input current	VI = 0 V or V _{DD} ; V _{DD} = 1.9 V				±5	μΑ	
I _{IH}	LVCMOS Input current for S0/S1/S2	$V_{I} = V_{DD}; V_{DD} = 1.9 \text{ V}$				5	<u>.</u> μΑ	
I _{IL}	LVCMOS Input current for S0/S1/S2	V _I = 0 V; V _{DD} = 1.9 V				-4	<u>.</u> μΑ	
-	Input capacitance at Xin/Clk	$V_{ICIk} = 0 \text{ V or } V_{DD}$			6		<u> </u>	
Cı	Input capacitance at Xout	$V_{IXout} = 0 \text{ V or } V_{DD}$			2		pF	
	Input capacitance at S0/S1/S2	$V_{IS} = 0 \text{ V or } V_{DD}$		3				
CDCE92	5 - LVCMOS PARAMETER FOR V _{DDOUT} = 3.3							
		$V_{DDOUT} = 3 \text{ V}, I_{OH} = -0.1 \text{ mA}$		2.9				
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 3 V, I _{OH} = -8 mA					V	
		V _{DDOUT} = 3 V, I _{OH} = -12 mA		2.2				
		$V_{DDOUT} = 3 \text{ V}, I_{OL} = 0.1 \text{ mA}$				0.1		
V_{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 8 mA				0.5	V	
		V _{DDOUT} = 3 V, I _{OL} = 12 mA				0.8		
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass			3.2		ns	
t _r /t _f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%)			0.6		ns	
		1 PLL switching, Y2-to-Y3			50	70		
t _{jit(cc)}	Cycle-to-cycle jitter ^{(2) (3)}	2 PLL switching, Y2-to-Y5			90	130	ps	
	_ (2)	1 PLL switching, Y2-to-Y3			60	100		
t _{jit(per)}	Peak-to-peak period jitter ⁽³⁾	2 PLL switching, Y2-to-Y5			100	160	ps	
	- (4)	f _{OUT} = 50 MHz; Y1-to-Y3				70		
t _{sk(o)}	Output skew (4)	f _{OUT} = 50 MHz; Y2-to-Y5				150	ps	
odc	Output duty cycle (5)	f _{VCO} = 100 MHz; Pdiv = 1		45%		55%		
CDCE92	5 - LVCMOS PARAMETER for V _{DDOUT} = 2.5	V - Mode						
		V _{DDOUT} = 2.3 V, I _{OH} = -0.1 mA		2.2				
V_{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 2.3 V, I _{OH} = -6 mA					V	
-		V _{DDOUT} = 2.3 V, I _{OH} = -10 mA		1.6				
		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$				0.1		
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 2.3 V, I _{OL} = 6 mA				0.5	V	
==		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0 \text{ mA}$ $V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 10 \text{ mA}$				0.7		
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass			3.6		ns	
t _r /t _f	Rise and fall time	V _{DDOUT} = 2.5 V (20%–80%)			0.8		ns	

⁽¹⁾ All typical values are at respective nominal V_{DD} .

¹⁰⁰⁰⁰ cycles.

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 135 MHz, f_{OUT} = 27 MHz. f_{OUT} = 3.072 MHz or input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz. f_{OUT} = 16.384 MHz, f_{OUT} = 25 MHz, f_{OUT} = 74.25 MHz, f_{OUT} = 48 MHz The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider,

data sampled on rising edge (tr).

⁽⁵⁾ odc depends on output rise- and fall time (t_r/t_f) ;



DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
	Cycle-to-cycle jitter (6) (7)	1 PLL switching, Y2-to-Y3	50	70	
t _{jit(cc)}	Cycle-to-cycle litter (5) (1)	2 PLL switching, Y2-to-Y5	90	130	ps
	D1-4(7)	1 PLL switching, Y2-to-Y3	60	100	
t _{jit(per)}	Peak-to-peak period jitter (7)	2 PLL switching, Y2-to-Y5	100	160	ps
	0 1 1 (8)	f _{OUT} = 50 MHz; Y1-to-Y3		70	
t _{sk(o)}	Output skew (8)	f _{OUT} = 50 MHz; Y2-to-Y5		150	ps
odc	Output duty cycle (9)	f _{VCO} = 100 MHz; Pdiv = 1	45%	55%	
CDCELS	25 — LVCMOS PARAMETER for V _{DDOUT}	= 1.8 V - Mode			
		$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -0.1 \text{ mA}$	1.6		
V_{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -4 \text{ mA}$	1.4		V
		$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -8 \text{ mA}$	1.1		
		$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 0.1 \text{ mA}$		0.1	
V_{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 4 \text{ mA}$		0.3	V
		V _{DDOUT} = 1.7 V, I _{OL} = 8 mA		0.6	
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass	2.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 1.8 V (20%–80%)	0.7		ns
	6 1	1 PLL switching, Y2-to-Y3	80	110	
t _{jit(cc)}	Cycle-to-cycle jitter (6)(7)	2 PLL switching, Y2-to-Y5	130	200	ps
	D 1 (10)	1 PLL switching, Y2-to-Y3	100	130	
t _{jit(per)}	Peak-to-peak period jitter (10)	2 PLL switching, Y2-to-Y5	150	220	ps
	0 1 1 (11)	f _{OUT} = 50 MHz; Y1-to-Y3		50	
t _{sk(o)}	Output skew (11)	f _{OUT} = 50 MHz; Y2-to-Y5		110	ps
odc	Output duty cycle (12)	f _{VCO} = 100 MHz; Pdiv = 1	45%	55%	
SDA/SC	L PARAMETER	'			
V _{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7 \text{ V}; I_{I} = -18 \text{ mA}$		-1.2	V
I _{IH}	SCL and SDA input current	$V_1 = V_{DD}$; $V_{DD} = 1.9 \text{ V}$		±10	μΑ
V _{IH}	SDA/SCL input high voltage (13)		0.7 V _{DD}		V
V _{IL}	SDA/SCL input low voltage ⁽¹³⁾			0.3 V _{DD}	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA V _{DD} = 1.7 V		0.2 V _{DD}	V
Cı	SCL/SDA Input capacitance	$V_{I} = 0 \text{ V or } V_{DD}$	3	10	pF

¹⁰⁰⁰⁰ cycles.

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 135 MHz, f_{OUT} = 27 MHz. f_{OUT} = 3.072 MHz or input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz. f_{OUT} = 16.384 MHz, f_{OUT} = 25 MHz, f_{OUT} = 74.25 MHz, f_{OUT} = 48 MHz The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider,

data sampled on rising edge (tr).

odc depends on output rise- and fall time (t_r/t_f);

⁽¹⁰⁾ Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 135 MHz, f_{OUT} = 27 MHz. f_{OUT} = 3.072 MHz or input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz. f_{OUT} = 16.384 MHz, f_{OUT} = 25 MHz, f_{OUT} = 74.25 MHz, f_{OUT} = 48 MHz (11) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider,

data sampled on rising edge (tr).

⁽¹²⁾ odc depends on output rise- and fall time (t_r/t_f) ;

⁽¹³⁾ SDA and SCL pins are 3.3 V tolerant.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load






Figure 2. Test Load for $50-\Omega$ Board Environment



TYPICAL CHARACTERISTICS





CDCEL925 OUTPUT CURRENT vs OUTPUT FREQUENCY




Figure 5.



APPLICATION INFORMATION

CONTROL TERMINAL SETTING

The CDCE925/CDCEL925 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

Table 1. Control Terminal Definition

External Control Bits	PLL1 Setting			PLL2 Setting			Y1 Setting
Control	PLL Frequency	SSC	Output Y2/Y3	PLL Frequency	SSC	Output Y4/Y5	Output Y1 and
Function	Selection	Selection	Selection	Selection	Selection	Selection	Power-Down Selection

Table 2. PLL Setting (Can Be Selected for Each PLL Individual)(1)

	SSC SELECTION (CENTER/DOWN)								
	SSCx [3-Bits]		Center	Down					
0	0	0	0% (off)	0% (off)					
0	0	1	±0.25%	-0.25%					
0	1	0	±0.5%	-0.5%					
0	1	1	±0.75%	-0.75%					
1	0	0	±1.0%	-1.0%					
1	0	1	±1.25%	-1.25%					
1	1	0	±1.5%	-1.5%					
1	1	1	±2.0%	-2.0%					
	FR	EQUENCY SELE	CTION ⁽²⁾						
	FSx		FUNCTION						
	0		Frequency0						
	1	Frequency1							
	OUTPUT SELECTION ⁽³⁾ (Y2 Y5)								
Y	′xYx	FUNCTION							
	0	State0							
	1		State1						

- 1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
- (2) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.
- (3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

Table 3. Y1 Setting⁽¹⁾

Y1 SELECTION							
Y1	FUNCTION						
0	State 0						
1	State 1						

 State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.



SDA/S1 and SCL/S2 pins of the CDCE925/CDCEL925 are dual-function pins. In default configuration, they are predefined as SDA/SCL serial programming interface. They can be programmed to control pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes of the bits in the Control Register (bit [6] of byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is not a multi use pin; it is a control pin only.

DEFAULT DEVICE SETTING

The internal EEPROM of CDCE925/CDCEL925 is preconfigured as shown in Figure 6 The input frequency is passed through the output as a default. This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed via the serial SDA/SCL interface.




Figure 6. Preconfiguration of CDCE925/CDCEL925 Internal EEPROM

A different default setting can be programmed on customer request. Contact Texas Instruments sales or marketing representative for more information.

Table 4 shows the factory default setting for the Control Terminal Register (external control pins). Note that even though eight different register settings are possible, in default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

			•	J			J			
			Y1	ı	PLL1 Settings	3	PLL2 Settings			
Exte	ernal Control Pi	ns	Output Selection	Frequency Selection	SSC Selection	Output Selection	Frequency Selection	SSC Selection	Output Selection	
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	
SCL (I2C)	SDA (I2C)	0	3-state	f _{VCO1_0}	off	3-state	f _{VCO2_0}	off	3-state	
SCL (I2C)	SDA (I2C)	1	enabled	f _{VCO1_0}	off	enabled	f _{VCO2_0}	off	enabled	

Table 4. Factory Default Setting for Control Terminal Register⁽¹⁾

⁽¹⁾ In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).



SDA/SCL SERIAL INTERFACE

This section describes the SDA/SCL interface of the CDCE925/CDCEL925 device. The CDCE925/CDCEL925 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I²C specification. It operates in the standard-mode transfer (up to 100 kbit/s) and fast-mode transfer (up to 400 kbit/s) and supports 7-bit addressing.

The SDA/S1 and SCL/S2 pins of the CDCE925/CDCEL925 are dual-function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte 02h, bit [6].

DATA PROTOCOL

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by byte count in the Generic Configuration Register. At Block Read instruction all bytes defined in the byte count has to be read out to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA registers are written into the EEPROM. During this Write Cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (Byte Read or Block Read). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 5.

A1⁽¹⁾ A0⁽¹⁾ **DEVICE** A6 Α5 Α4 **A3 A2** R/W CDCE913/CDCEL913 1 1 0 0 1 0 1 1/0 CDCE925/CDCEL925 1 1 0 0 1 0 0 1/0 CDCE937/CDCEL937 1 1 0 1 1 0 1 1/0 CDCE949/CDCEL949 0 0 0 1/0

Table 5. Slave Receiver Address (7 Bits)

⁽¹⁾ Address bits A0 and A1 are programmable via the SDA/SCL bus (byte 01, bit [1:0]. This allows addressing up to four devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.



COMMAND CODE DEFINITION

Table 6. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.

Generic Programming Sequence




Figure 7. Generic Programming Sequence

Byte Write Programming Sequence




Figure 8. Byte Write Protocol

Byte Read Programming Sequence





Figure 9. Byte Read Protocol

Block Write Programming Sequence(1)



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 10. Block Write Protocol

Block Read Programming Sequence




Figure 11. Block Read Protocol

Timing Diagram for the SDA/SCL Serial Control Interface




Figure 12. Timing Diagram for SDA/SCL Serial Control Interface

SDA/SCL HARDWARE INTERFACE

Figure 13 shows how the CDCE925/CDCEL925 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_P) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at V_{OLmax} = 0.4 V for the output stages (for more details see SMBus or I^2C Bus specification).




Figure 13. SDA / SCL Hardware Interface



SDA/SCL CONFIGURATION REGISTERS

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE925/CDCEL925. All settings can be manually written into the device via the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 7. SDA/SCL Registers

Address Offset	Register Description	Table
00h	Generic Configuration Register	Table 9
10h	PLL1 Configuration Register	Table 10
20h	PLL2 Configuration Register	Table 11

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. Table 8 explains the corresponding bit assignment between the Control Terminal Register and the Configuration Registers.

Table 8. Configuration Register, External Control Terminals

				Y1	ı	PLL1 Settings		PLL2 Settings			
•	External Control Pins		Output Selection	Frequency SSC Selection		Output Selection	Frequency Selection	SSC Selection	Output Selection		
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	
	Add	dress Off	set ⁽¹⁾	04h	13h	10h–12h	15h	23h	20h-22h	25h	

⁽¹⁾ Address Offset refers to the byte address in the Configuration Register in Table 9, Table 10, and Table 11.



Table 9. Generic Configuration Register

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	Description							
	7	E_EL	Xb	Device identification (read-only): 1 is CDCE925 (3.3 V out), 0 is CDCEL925 (1.8 V out)							
00h	6:4	RID	Xb	Revision Identification Number (read only)							
	3:0	VID	1h	Vendor Identification Number (read only)							
01h	7	-	0b	Reserved – always write 0							
	6	EEPIP	0b	EEPROM Programming Status4: ⁽⁴⁾ (read only) 0 – EEPROM programming is completed 1 – EEPROM is in programming mode							
	5	EELOCK	0b	Permanently Lock EEPROM Data ⁽⁵⁾ 0 – EEPROM is not locked 1 – EEPROM will be permanently locked							
	4	PWDN	0b	Device Power Down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. 0 – device active (all PLLs and all outputs are enabled) 1 – device power down (all PLLs in power down and all outputs in 3-state)							
	3:2	INCLK	00b	Input clock selection: 00 – Xtal 01 – VCXO 10 – LVCMOS 11 – reserved							
	1:0	SLAVE_ADR	00b	Address Bits A0 and A1 of the Slave Receiver Address							
	7	M1	1b	Clock source selection for output Y1: 0 – input clock 1 – PLL1 clock							
	6	SPICON	0b	Operation mode selection for pin 14/15 ⁽⁶⁾ 0 – serial programming interface SDA (pin 15) and SCL (pin 14) 1 – control pins S1 (pin 15) and S2 (pin 14)							
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition							
	3:2	Y1_ST0	01b	00 – device power down (all PLLs in power down and all outputs in 3-State) 10 – Y1 disabled to low 11 – Y1 enabled 11 – Y1 disabled to 3-state							
	1:0	Pdiv1 [9:8]	0041	10-Bit Y1-Output-Divider Pdiv1: 0 – divider reset and stand-by							
03h	7:0	Pdiv1 [7:0]	001h	1-to-1023 – divider value							
04h	7	Y1_7	0b	Y1_ST0/Y1_ST1 State Selection ⁽⁷⁾							
	6	Y1_6	0b	0 – State0 (predefined by Y1_ST0)							
	5	Y1_6	0b	1 – State1 (predefined by Y1_ST1)							
	4	Y1_6	0b								
	3	Y1_6	0b								
	2	Y1_6	0b								
	1	Y1_6	0b								
	0	Y1_6	0b								
05h	7:3	XCSEL	0Ah	Crystal Load Capacitor Selection (8) $\begin{array}{c} 00h \rightarrow 0 \text{ pF} \\ 01h \rightarrow 1 \text{ pF} \\ 02h \rightarrow 2 \text{ pF} \\ \vdots \\ 14h\text{-to-1Fh} \rightarrow 20 \text{ pF} \end{array}$							
	2:0		0b	Reserved – do not write other than 0							
06h	7:1	BCOUNT	30h	7-Bit Byte Count (defines the number of bytes which will be sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.)							
	0	EEWRITE	0b	Initiate EEPROM Write Cycle (9) 0- no EEPROM write cycle 1 - start EEPROM write cycle (internal register are saved to the EEPROM)							

- (1) Writing data beyond '30h' may affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM.
- (6) Selection of "control pins" is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0="0" and A1="0".
- (7) These are the bits of the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors should be used only to finely adjust CL by a few picofarads. The value of CL can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For CL > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected CL. For more information about VCXO configuration and crystal recommendation, see application report SCAA085.
- (9) Note: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

Submit Documentation Feedback



Table 9. Generic Configuration Register (continued)

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	Description
07h-0Fh			0h	Reserved – do not write other than 0

Table 10. PLL1 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)	DESCRIPTION				
10h	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selectio	n (Modulati	ion Amount) ⁽⁴⁾		
	4:2	SSC1_6 [2:0]	000b	Down		Center		
	1:0	SSC1_5 [2:1]	0001	000 (off) 001 – 0.25%		000 (off) 001 ± 0.25%		
11h	7	SSC1_5 [0]	000b	010 - 0.5%	$010 \pm 0.5\%$			
	6:4	SSC1_4 [2:0]	000b	011 – 0.75% 100 – 1.0%		011 ± 0.75% 100 ± 1.0%		
	3:1	SSC1_3 [2:0]	000b	101 – 1.25%		101 ± 1.25%		
	0	SSC1_2 [2]	0006	110 – 1.5% 111 – 2.0%		110 ± 1.5% 111 ± 2.0%		
12h	7:6	SSC1_2 [1:0]	000b					
	5:3	SSC1_1 [2:0]	000b					
	2:0	SSC1_0 [2:0]	000b					
13h	7	FS1_7	0b	FS1_x: PLL1 Frequency S	selection ⁽⁴⁾			
	6	FS1_6	0b	0 - f _{VCO1_0} (predefin	ed by PLL	1_0 - Multiplier/Divider value)		
	5	FS1_5	0b	1 – f _{VCO1_1} (predefin	ed by PLL	1_1 – Multiplier/Divider value)		
	4	FS1_4	0b					
	3	FS1_3	0b					
	2	FS1_2	0b					
	1	FS1_1	0b					
	0	FS1_0	0b					
14h	7	MUX1	1b	PLL1 Multiplexer:	0 – PLL1 1 – PLL1	Bypass (PLL1 is in power down)		
	6	M2	1b	Output Y2 Multiplexer:	0 – Pdiv1 1 – Pdiv2			
	5:4	М3	10b	Output Y3 Multiplexer:	00 – Pdiv 01 – Pdiv 10 – Pdiv 11 – resei	2-Divider 3-Divider		
	3:2	Y2Y3_ST1	11b	Y2, Y3-State0/1definition:		3 disabled to 3-State (PLL1 is in power down)		
	1:0	Y2Y3_ST0	01b		10-Y2/Y3	3 disabled to 3-State (PLL1 on) disabled to low (PLL1 on) 3 enabled (normal operation, PLL1 on)		
15h	7	Y2Y3_7	0b	Y2Y3_x Output State Sele	ction ⁽⁴⁾			
	6	Y2Y3_6	0b	0 – state0 (predefine				
	5	Y2Y3_5	0b	1 – state1 (predefine	ed by Y2Y3	3_S11)		
	4	Y2Y3_4	0b					
	3	Y2Y3_3	0b					
	2	Y2Y3_2	0b					
	1	Y2Y3_1	1b					
	0	Y2Y3_0	0b					
16h	7	SSC1DC	0b	PLL1 SSC down/center se	election:	0 – down 1 – center		
	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Po	liv2:	0 – reset and stand-by 1-to-127 – divider value		
17h	7	_	0b	Reserved – do not write ot	hers than 0)		
	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pd	liv3:	0 – reset and stand-by 1-to-127 – divider value		

- (1) Writing data beyond 30h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 10. PLL1 Configuration Register (continued)

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)	DESCRIPTION				
18h	7:0	PLL1_0N [11:4	004h	PLL1_0: 30-Bit Multiplier/Divider value for frequency f _{VCO1_0}				
19h	7:4	PLL1_0N [3:0]	00411	(for more information, see paragraph PLL Multiplier/Divider Definition).				
	3:0	PLL1_0R [8:5]	000h					
1Ah	7:3	PLL1_0R[4:0]	00011					
	2:0	PLL1_0Q [5:3]	10h					
1Bh	7:5	PLL1_0Q [2:0]	1011					
	4:2	PLL1_0P [2:0]	010b					
	1:0	VCO1_0_RANGE	00b	$ \begin{array}{ll} f_{VCO1_0} \text{ range selection:} & 00 - f_{VCO1_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \leq f_{VCO1_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \leq f_{VCO1_0} < 175 \text{ MHz} \\ 11 - f_{VCO1_0} \geq 175 \text{ MHz} \\ \end{array} $				
1Ch	7:0	PLL1_1N [11:4]	- 004h	PLL1_1: 30-Bit Multiplier/Divider value for frequency f _{VCO1_1}				
1Dh	7:4	PLL1_1N [3:0]	00411	(for more information see paragraph PLL Multiplier/Divider Definition)				
	3:0	PLL1_1R [8:5]	- 000h					
1Eh	7:3	PLL1_1R[4:0]	UUUN					
	2:0	PLL1_1Q [5:3]	10h					
1Fh	7:5	PLL1_1Q [2:0]	1011					
	4:2	PLL1_1P [2:0]	010b					
	1:0	VCO1_1_RANGE	00b	$ \begin{array}{ll} f_{VCO1_1} \text{ range selection:} & 00 - f_{VCO1_1} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \leq f_{VCO1_1} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \leq f_{VCO1_1} < 175 \text{ MHz} \\ 11 - f_{VCO1_1} \geq 175 \text{ MHz} \\ \end{array} $				



Table 11. PLL2 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	DESCRIPTION
20h	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection (Modulation Amount) ⁽⁴⁾
	4:2	SSC2_6 [2:0]	000b	Down Center
	1:0	SSC2_5 [2:1]		000 (off) 000 (off)
21h	7	SSC2_5 [0]	000b	001 – 0.25% 010 – 0.5% 010 ± 0.5%
	6:4	SSC2_4 [2:0]	000b	011 – 0.75% 011 ± 0.75%
	3:1	SSC2_3 [2:0]	000b	
	0	SSC2_2 [2]		110 – 1.5% 111 – 2.0% 111 ± 2.0%
22h	7:6	SSC2_2 [1:0]	000b	111 - 2.0%
	5:3	SSC2_1 [2:0]	000b	
	2:0	SSC2_0 [2:0]	000b	
23h	7	FS2_7	0b	FS2_x: PLL2 Frequency Selection ⁽⁴⁾
	6	FS2_6	0b	0 - f _{VCO2 0} (predefined by PLL2 0 - Multiplier/Divider value)
	5	FS2_5	0b	1 – f _{VCO2_1} (predefined by PLL2_1 – Multiplier/Divider value)
	4	FS2_4	0b	
	3	FS2_3	0b	
	2	FS2_2	0b	
	1	FS2_1	0b	
	0	FS2_0	0b	
24h	7	MUX2	1b	PLL2 Multiplexer: 0 – PLL2 1 – PLL2 Bypass (PLL2 is in power down)
	6	M4	1b	Output Y4 Multiplexer: 0 – Pdiv2 1 – Pdiv4
	5:4	M5	10b	Output Y5 Multiplexer: 00 – Pdiv2-Divider 01 – Pdiv4-Divider 10 – Pdiv5-Divider 11 – reserved
	3:2	Y4Y5_ST1	11b	Y4, 00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)
	1:0	Y4Y5_ST0	01b	75-State0/1definition: 01 – Y4/Y5 disabled to 3-State (PLL2 on) 10–Y4/Y5 disabled to low (PLL2 on) 11 – Y4/Y5 enabled (normal operation, PLL2 on)
25h	7	Y4Y5_7	0b	Y4Y5_x Output State Selection ⁽⁴⁾
	6	Y4Y5_6	0b	0 – state0 (predefined by Y4Y5_ST0)
	5	Y4Y5_5	0b	1 – state1 (predefined by Y4Y5_ST1)
	4	Y4Y5_4	0b	
	3	Y4Y5_3	0b	
	2	Y4Y5_2	0b	
	1	Y4Y5_1	1b	
	0	Y4Y5_0	0b	
26h	7	SSC2DC	0b	PLL2 SSC down/center selection: 0 – down 1 – center
	6:0	Pdiv4	01h	7-Bit Y4-Output-Divider Pdiv4: 0 – reset and stand-by 1-to-127 – divider value
27h	7		0b	Reserved – do not write others than 0
	6:0	Pdiv5	01h	7-Bit Y5-Output-Divider Pdiv5: 0 – reset and stand-by 1-to-127 – divider value

- (1) Writing data beyond 30h may adversely affect device function.
- (2) All data is transferred MSB-first.(3) Unless a custom setting is used
- The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 11. PLL2 Configuration Register (continued)

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	DESCRIPTION				
28h	7:0	PLL2_0N [11:4	004h	PLL2_0: 30-Bit Multiplier/Divider value for frequency f _{VCO2_0}				
29h	7:4	PLL2_0N [3:0]	00411	(for more information see paragraph PLL Multiplier/Divider Definition)				
	3:0	PLL2_0R [8:5]	000h					
2Ah	7:3	PLL2_0R[4:0]	00011					
	2:0	PLL2_0Q [5:3]	10h					
2Bh	7:5	PLL2_0Q [2:0]	1011					
	4:2	PLL2_0P [2:0]	010b					
	1:0	VCO2_0_RANGE	00b	$ \begin{array}{ll} f_{VCO2_0} \text{ range selection:} & 00 - f_{VCO2_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \le f_{VCO2_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \le f_{VCO2_0} < 175 \text{ MHz} \\ 11 - f_{VCO2_0} \ge 175 \text{ MHz} \\ \end{array} $				
2Ch	7:0	PLL2_1N [11:4]	004h	PLL2_1: 30-Bit Multiplier/Divider value for frequency f _{VCO2_1}				
2Dh	7:4	PLL2_1N [3:0]	00411	(for more information see paragraph PLL Multiplier/Divider Definition)				
	3:0	PLL2_1R [8:5]	000h					
2Eh	7:3	PLL2_1R[4:0]	UUUN					
	2:0	PLL2_1Q [5:3]	10h					
2Fh	7:5	PLL2_1Q [2:0]	100					
	4:2	PLL2_1P [2:0]	010b					
	1:0	VCO2_1_RANGE	00b	$ \begin{array}{ll} f_{VCO2_1} \mbox{ range selection:} & 00 - f_{VCO2_1} < 125 \mbox{ MHz} \\ 01 - 125 \mbox{ MHz} \le f_{VCO2_1} < 150 \mbox{ MHz} \\ 10 - 150 \mbox{ MHz} \le f_{VCO2_1} < 175 \mbox{ MHz} \\ 11 - f_{VCO2_1} \ge 175 \mbox{ MHz} \\ \end{array} $				



PLL Multiplier/Divider Definition

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE925/CDCEL925 can be calculated:

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M} \tag{1}$$

where

M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider.

The target VCO frequency (f_{VCO}) of each PLL can be calculated:

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

$$NP = 4 - int \left(log_2 \frac{N}{M}\right)$$
 [if $P < 0$ then $P = 0$] $Q = int \left(\frac{N'}{M}\right)$ $R = N' - M \times Q$

where

$$N' = N \times 2^P N \ge M100 \text{ MHz} < f_{VCO} > 200 \text{ MHz}$$

Example:

for
$$f_{\text{IN}} = 27 \text{ MHz}$$
; M = 1; N = 4; Pdiv = 2; for $f_{\text{IN}} = 27 \text{ MHz}$; M = 2; N = 11; Pdiv = 2; \rightarrow $f_{\text{OUT}} = 54 \text{ MHz}$ \rightarrow $f_{\text{OUT}} = 74.25 \text{ MHz}$ \rightarrow $f_{\text{VCO}} = 108 \text{ MHz}$ \rightarrow $f_{\text{VCO}} = 148.50 \text{ MHz}$ \rightarrow P = 4 - int(log₂4) = 4 - 2 = 2 \rightarrow N" = 4 × 2² = 16 \rightarrow Q = int(16) = 16 \rightarrow Q = int(22) = 22 \rightarrow R = 44 - 44 = 0

The values for P, Q, R, and N' is automatically calculated when using TI Pro-Clock™ software.





v.ti.com 26-Nov-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCE925PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE925PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE925PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE925PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL925PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL925PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL925PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL925PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE925PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
CDCEL925PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE925PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
CDCEL925PWR	TSSOP	PW	16	2000	346.0	346.0	29.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated