Phase-Locked Loop-Based Multiplier by Four

Input Frequency Range: 2.5 MHz to 45 MHz

Output Frequency Range: 10 MHz to 180 MHz

LVCMOS/LVTTL I/O Compatible

 Low Jitter (Cycle-Cycle): ±120 ps Over the Range 75 MHz to 180 MHz

Distributes One Clock Input to Two Banks of Four Outputs

- Auto Frequency Detection to Disable Device (Power-Down Mode)
- Operates From Single 3.3-V Supply
- Industrial Temperature Range –40°C to 85°C
- 25- Ω On-Chip Series Damping Resistors
- No External RC Network Required
- Spread Spectrum Clock Compatible (SSC)
- Available in 16-Pin TSSOP Package

PW PACKAGE (TSSOP) (TOP VIEW)

CLKIN \Box	10	16	☐ FBIN
1Y0 🗀	2	15	□□ 1Y3
1Y1 🗀	3	14	1Y2
V_{DD}	4	13	\square V_{DD}
GND □□	5	12	☐ GND
2Y0 🗀	6	11	□□ 2Y3
2Y1 🗀	7	10	2Y2
S2 🗀	8	9	S1

description

The CDCVF25084 is a high-performance, low-skew, low-jitter, phase-lock loop clock multiplier. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal including a multiplication factor of four. The CDCVF25084 operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors in the output drivers that make it ideal for driving point-to-point loads.

Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN x four. All outputs operate at the same frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a low state. Unlike many products containing PLLs, the CDCVF25084 does not require an external RC network. The loop filter for the PLL is included on-chip, minimizing component count, space, and cost.

Because it is based on a PLL circuitry, the CDCVF25084 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency signal at CLKIN and any following changes to the PLL reference.

The CDCVF25084 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

S2	S1	1Y0-1Y3	2Y0-2Y3	OUTPUT SOURCE	PLL SHUTDOWN
0	0	Hi-Z	Hi-Z	N/A	Yes
0	1	Active	Hi-Z	PLL [†]	No
1	0	Active	Active	Input clock (PLL bypass)	Yes
1	1	Active	Active	PLL [†]	No

[†] A CLK input frequency < 2 MHz switches the outputs to low level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Terminal Functions

TE	RMINAL	T)/DE	DECORPTION
NAME	PIN NO.	TYPE	DESCRIPTION
1Y[0:3]	2, 3, 14, 15	0	Bank 1Yn clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated $25-\Omega$ series-damping resistor.
2Y[0:3]	6, 7, 10, 11	0	Bank 2Yn clock outputs. These outputs are low-skew copies of CLKIN. Each output has an integrated $25-\Omega$ series-damping resistor.
CLKIN	1	I	Clock input. CLKIN provides the clock signal to be distributed by the CDCVF25084 clock driver. CLKIN is used to provide the reference signal to the integrated PLL that generates the output signal. CLKIN must have a fixed frequency and phase in order for the PLL to acquire lock. Once the circuit is powered up and a valid signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to CLKIN.
FBIN	16	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be wired to one of the outputs to complete the feedback loop of the internal PLL. The integrated PLL synchronizes the FBIN and output signal so there is nominally zero-delay from input clock to output clock.
GND	5, 12	Ground	Ground
S1, S2	9, 8	Ī	Select pins to determine mode of operation. See the FUNCTION TABLE for mode selection options.
V_{DD}	4, 13	Power	Supply voltage. The supply voltage range is 3 V to 3.6 V



functional block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{DD}	
Input voltage range, V _I (see Notes 1 and 2)	
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{DD} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous total output current, I_O ($V_O = 0$ to V_{DD})	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): PW package	147°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}	3	3.3	3.6	V
Low level input voltage, V _{IL}			8.0	V
High level input voltage, VIH	2			V
Input voltage, V _I	0		3.6	V
High-level output current, I _{OH}			-12	mA
Low-level output current, IOL			12	mA
Operating free-air temperature, T _A	-40		85	°C

timing requirements over recommended ranges of supply voltage, load and operating free-air temperature

	MIN	NOM	MAX	UNIT
Input clock frequency, f _{CLKIN}	2.5		45	MHz
Input clock duty cycle	40%		60%	
Clock frequency, f _{clkout} C _L = 15 pF	10		180	MHz



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input voltage	V _{DD} = 3 V,	I _I = -18 mA			-1.2	V
II	Input current	$V_I = 0 \text{ V or } V_{DD}$				±5	μΑ
I_{PD}	Power-down current	f _{CLKIN} = 0 MHz,	V _{DD} = 3.3 V			100	μΑ
I _{DD} ‡	Dynamic current	f _{out} = 80 MHz,	C _L = 15 pF		60	80	mA
loz	Output 3-state	$V_0 = 0 \text{ V or } V_{DD}$	V _{DD} = 3.6 V			±5	μΑ
Cl	Input capacitance at FBIN, CLKIN	$V_I = 0 V \text{ or } V_{DD}$			4		pF
Cl	Input capacitance at S1, S2	$V_I = 0 V \text{ or } V_{DD}$			2.2		pF
CO	Output capacitance	$V_I = 0 V \text{ or } V_{DD}$			3		pF
		$V_{DD} = min to max,$	$I_{OH} = -100 \mu A$	V _{DD} - 0.2			
Vон	High-level output voltage	$V_{DD} = 3 V$,	$I_{OH} = -12 \text{ mA}$	2.1			V
		$V_{DD} = 3 V$,	$I_{OH} = -6 \text{ mA}$	2.4			
		$V_{DD} = min to max,$	I _{OL} = 100 μA			0.2	
VOL	Low-level output voltage	$V_{DD} = 3 V$,	I _{OL} = 12 mA			8.0	V
		$V_{DD} = 3 V$,	IOL = 6 mA			0.55	
		$V_{DD} = 3 V$,	V _O = 1 V	-24			
lOH	High-level output current	$V_{DD} = 3.3 V$,	V _O = 1.65 V		-30		mA
		$V_{DD} = 3.6 V,$	V _O = 3.135 V			-15	
		$V_{DD} = 3 V$,	V _O = 1.95 V	26		•	
IOL	Low-level output current	$V_{DD} = 3.3 V$,	V _O = 1.65 V		33		mA
		$V_{DD} = 3.6 V,$	V _O = 0.4 V			14	

[†] All typical values are at respective nominal V_{DD}.

[‡] All outputs are switching; for I_{DD} over frequency see Figure 9.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t(lock)	PLL lock time	f _{out} = 100 MHz		2		μs
	Phase offset (CLKIN to FBIN), (see	f_{out} = 40 MHz to 75 MHz, Vth = $V_{DD}/2$			±200	
^t (phoffset)	Note 5)	f_{out} = 75 MHz to 180 MHz, Vth = $V_{DD}/2$			±100	ps
tPLH, tPHL	Propagation delay	S2 = High, S1 = Low (PLL bypass mode)	2.3		4.5	ns
tsk(o)	Output skew (Yn to Yn) (see Note 4)	See Figure 3		75	150	ps
		PLL bypass mode			900	
t _{sk(pp)}	Part-to-part skew (low-to-high transition)	PLL mode, f _{out} = 40 MHz to 75 MHz			350	ps
(17)	(IOW-to riigh transition)	PLL mode, f _{out} = 75 MHz to 180 MHz			300	
	Programme to social	f _{out} = 40 MHz to 75 MHz			±220	ps
^t jit(cc)	Jitter (cycle-to-cycle)	f _{out} = 75 MHz to 180 MHz			±120	ps
	Partial "Han	f _{out} = 40 MHz to 75 MHz			260	ps
^t jit(per)	Period jitter	f _{out} = 75 MHz to 180 MHz			140	ps
^t jit(θ)	Phase jitter	f _{out} = 75 MHz to 180 MHz, peak-to-peak (see Note 6)			±110	ps
J (*)		f _{out} = 75 MHz to 180 MHz, RMS (see Note 6)			26	ps
odc	Output duty cycle	f _{out} = 10 MHz to 180 MHz	45%		55%	_
tsk(p)	Pulse skew	S2 = High, S1 = low (PLL bypass mode)			0.3	ns
t _r , t _f	Rise / fall time rate	See Figure 4	1		3	V/ns

 $[\]dagger$ All typical values are at respective nominal V_{DD}.


NOTES: 4. The $t_{Sk(0)}$ specification is only valid for equal loading of all outputs.

6. Input phase jitter < ±50 ps; output sample size is 20000 cycles.



^{5.} Similar waveform at CLKIN and FBIN are required. Output 1Y3 is used as a feedback to FBIN loaded with 11 pF and all other outputs have 15 pF. For phase displacement between CLKIN and Y-outputs, see Figure 5.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: $Z_O = 50 \Omega$, $t_f < 1.2 \text{ ns}$, $t_f < 1.2 \text{ ns}$
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Test Load Circuit




Figure 2. Voltage Thresholds for Measurements, Phase Offset (PLL Mode)






Figure 3. Output Skew and Output Duty Cycle (PLL Mode)


PARAMETER MEASUREMENT INFORMATION



NOTE: $t_{Sk(p)}=|t_{PLH}-t_{PHL}|$

Figure 4. Propagation Delay and Pulse Skew (Non-PLL Mode)






PARAMETER MEASUREMENT INFORMATION

Gain - dB

CYCLE-TO-CYCLE / PERIOD JITTER



TRANSFER CHARACTERISTIC FROM CLKIN TO Yn




Figure 7





Figure 9

MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





.com 10-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCVF25084PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF25084PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF25084PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCVF25084PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCVF25084PWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCVF25084PWR	TSSOP	PW	16	2000	346.0	346.0	29.0

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated