查询CDP1802AC供应商

intercil

High-Reliability CMOS 8-Bit Microprocessor

捷多邦,专业PCB打样工厂,24小时加急出货

CDP1802AC/3

March 1997

Features

- For Use In Aerospace, Military, and Critical Industrial Equipment
- Minimum Instruction Fetch-Execute Time of 4.5µs (Maximum Clock Frequency of 3.6MHz) at V_{DD} = 5V, T_A = +25°C
- **Operation Over the Full Military** Temperature Range--55°C to +125°C
- Any Combination of Standard RAM and ROM Up to 65,536 Bytes
- 8-Bit Parallel Organization With Bidirectional Data **Bus and Multiplexed Address Bus**
- 16 x 16 Matrix of Registers for Use as Multiple Program Counters, Data Pointers, or Data Registers
- On-Chip DMA, Interrupt, and Flag Inputs

Ordering Information

PACKAGE	TEMP. RANGE (^o C)	5V - 3.2MHz	PKG NO.
SBDIP	-55 to 125	CDP1802ACD3	D40.6

Description


The CDP1802A/3 High-Reliability LSI CMOS 8-bit register oriented Central-Processing Unit (CPU) is designed for use as a general purpose computing or control element in a wide range of stored-program systems or products.

The CDP1802A/3 includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.

The 1800 Series Architecture is designed with emphasis on the total microcomputer system as an integral entity so that systems having maximum flexibility and minimum cost can be realized. The 1800 Series CPU also provides a synchronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.

The CDP1802AC/3 is functionally identical to its predecessor, the CDP1802. The "A" version includes some performance enhancements and can be used as a direct replacement in systems using the CDP1802.

This type is supplied in 40 lead dual-in-line sidebrazed ceramic packages (D suffix).






FIGURE 1. TYPICAL CDP1802A/3 SMALL MICROPROCESSOR SYSTEM

Absolute Maximum Ratings	Thermal Information		
DC Supply Voltage Range, (V _{DD}) (All Voltages Referenced to V _{SS} Terminal) CDP1802AC/3	Thermal Resistance (Typical) SBDIP Package Device Dissipation Per Output Transistor T_A = Full Package Temperature Range Operating Temperature Range (T_A) Package Type D Storage Temperature Range (T_{STG}) Lead Temperature (During Soldering) At distance 1/16 ±1/32 In. (1.59 ±0.79) from case for 10s max	55 55 ^c 65 ^c nm)	^D C to +125 ^o C ^D C to +150 ^o C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions $T_A =$ Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges

PARAMETER	MIN	MAX	UNITS
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	V _{SS}	V _{DD}	V
Maximum Clock Input Rise or Fall Time	-	1	μs

Performance Specifications

PARAMETER	V _{DD} (V)	-55 ⁰ C TO +25 ⁰ C	+125 ⁰ C	UNITS
Minimum Instruction Time (Note 1)	5	4.5	5.9	μs
Maximum DMA Transfer Rate	5	450	340	Kbytes/s
Maximum Clock Input Frequency, Load Capacitance (C_L) = 50pF, f_{CL}	5	DC-3.6	DC-2.7	MHz

NOTE:

1. Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles - one Fetch and two Execute operations.

Static Electrical Specifications All Limits are 100% Tested

	CONDITIONS			-55 ⁰ C,	+25 ⁰ C	+125		
PARAMETER	V _{ОUT} (V)	V _{IN,} (V)	V _{CC,} V _{DD} (V)	MIN	МАХ	MIN	МАХ	UNITS
Quiescent Device Current, I _{DD}	-	-	5	-	100	-	250	μA
Output Low Drive (Sink) Current (Except XTAL), I _{OL}	0.4	0, 5	5	1.20	-	0.90	-	mA
XTAL	0.4	5	5	185	-	140	-	μA
Output High Drive (Source) Current (Except XTAL), I _{OH}	4.6	0, 5	5	-	-0.30	-	-0.20	mA
XTAL	4.6	0	5	-	-135	-	-100	μA
Output Voltage Low-Level, V _{OL}	-	0, 5	5	-	0.1	-	0.2	V
Output Voltage High-Level, V _{OH}	-	0, 5	5	4.9	-	4.8	-	V

		CONDITIONS			+25 ⁰ C	+125 ⁰ C		
PARAMETER	V _{OUT} (V)	V _{IN,} (V)	V _{CC,} V _{DD} (V)	MIN	МАХ	MIN	МАХ	UNITS
Input Low Voltage, VIL	0.5, 4.5	-	5	-	1.5	-	1.5	V
Input High Voltage, V _{IH}	0.5, 4.5	-	5	3.5	-	3.5	-	V
Input Leakage Current, I _{IN}	Any Input	0, 5	5	-	±1	-	±5	μA
Three-State Output Leakage Current, I _{OUT}	0, 5	0, 5	5	-	±1	-	±5	μA

NOTE:

2. 5V level characteristics apply to Part No. CDP1802AC/3, and 5V and 10V level characteristics apply to part No. CDP1802A/3.

		LIMITS (NOTE 3)		
PARAMETER	V _{DD} (V)	-55 ⁰ C, +25 ⁰ C	+125 ⁰ C	UNITS
High-Order Memory-Address Byte Setup to TPA ` Time, t _{SU}	5	2T-450	2T-580	ns
High-Order Memory-Address Byte Hold After TPA Time, t _H	5	T/2 +0	T/2 +0	ns
Low-Order Memory-Address Byte Hold After WR Time, t _H	5	T-30	T-40	ns
CPU Data to Bus Hold After WR Time, t _H	5	T-170	T-250	ns
Required Memory Access Time Address to Data, t _{ACC}	5	5T-300	5T-400	ns

Timing Specifications As a Function of T (T = 1/fCLOCK), C_L = 50 pF

NOTE:

3. These limits are not directly tested.

Implicit Specifications (Note 4) $T_A = -55^{\circ}C$ to $+25^{\circ}C$

PARAMETER		SYMBOL	V _{DD} (V)	TYPICAL VALUES	UNITS
Typical Total Power Dissipation Idle "00" at M(0000), C _L = 50pF	f = 2MHz	-	5	4	mW
Effective Input Capacitance any Input	-	C _{IN}	-	5	pF
Effective Three-State Terminal Capacitance Data Bus	-		-	7.5	pF
Minimum Data Retention Voltage	-	V _{DR}	-	2.4	V
Data Retention Current	-	I _{DR}	2.4	10	μA


NOTE:

4. These specifications are not tested. Typical values are provided for guidance only.

		-55 ⁰ C T	O +25 ⁰ C	+125	+125 ⁰ C	
PARAMETERS	V _{DD} (V)	MIN	MAX	MIN	MAX	UNITS
Progagation Delay Times, tPLH, tPHL						
Clock to TPA, TPB	5	-	275	-	370	ns
Clock-to-Memory High Address Byte, t _{PLH} , t _{PHL}	5	-	725	-	950	ns
Clock-to-Memory Low Address Byte Valid, tPLH, tPHL	5	-	340	-	425	ns
Clock to MRD, tPLH, tPHL	5	-	340	-	425	ns
Clock to MWR, t _{PLH} , t _{PHL}	5	-	275	-	370	ns
Clock to (CPU DATA to BUS) Valid, tPLH, tPHL	5	-	430	-	550	ns
Clock to State Code, t _{PLH} , t _{PHL}	5	-	440	-	550	ns
Clock to Q, t _{PLH} , t _{PHL}	5	-	375	-	475	ns
Clock to N (0 - 2), t _{PLH} , t _{PHL}	5	-	400	-	525	ns
nterface Timing Requirements (Note 5)						
Data Bus Input Setup, t _{SU}	5	10	-	10	-	ns
Data Bus Input Hold, t _H	5	175	-	230	-	ns
DMA Setup, t _{SU}	5	10	-	10	-	ns
DMA Hold, t _H	5	200	-	270	-	ns
Interrupt Setup, t _{SU}	5	10	-	10	-	ns
Interrupt Hold, t _H	5	175	-	230	-	ns
WAIT Setup, t _{SU}	5	30	-	30	-	ns
EF1-4 Setup, t _{SU}	5	20	-	20	-	ns
EF1-4 Hold, t _H	5	100	-	135	-	ns
Required Pulse Width Times						
CLEAR Pulse Width, t _{WL}	5	150	-	200	-	ns
CLOCK Pulse Width, t _{WL}	5	140	-	185	-	ns


NOTE:


5. Minimum input setup and hold times required by Part CDP1802AC/3.



- 7. All measurements are referenced to 50% point of the waveforms.
- 8. Shaded areas indicate "don't care" or undefined state. Multiple transitions may occur during this period.

FIGURE 2. TIMING WAVEFORMS





Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com