# intersil

# 捷多邦, 专业PCB打样工厂, 24小时加急出货 **CDP1821C/3**

High-Reliability CMOS 1024-Word x 1-Bit Static RAM

March 1997

#### Features

- Static CMOS Silicon-On-Sapphire Circuitry CD4000-Series Compatible
- Compatible with CDP1800-Series Microprocessors at Maximum Speed
- Fast Access Time...... 100ns Typ. at V<sub>DD</sub> = 5V
- Single Voltage Supply
- No Precharge or External Clocks Required
- Low Quiescent and Operating Power
- · Separate Data Inputs and Outputs
- Memory Retention for Standby Battery Voltage Down to 2V at +25°C
- Latch-Up-Free Transient-Radiation Tolerance

### **Ordering Information**

| PACKAGE | TEMP. RANGE     | PART<br>NUMBER | PKG. NO. |
|---------|-----------------|----------------|----------|
| SBDIP   | -55°C to +125°C | CDP1821CD3     | D16.3    |


#### Description

The CDP1821C/3 is a 1024-word x 1-bit CMOS silicon-on-sapphire (SOS), fully static, random-access memory designed for use in CDP1800 microprocessor systems. This device has a recommended operating voltage range of 4V to 6.5V.

The output state of the CDP1821C/3 is a function of the input address and chip-select states only. Valid data will appear at the output in one access time following the latest address change to a selected chip. After valid data appears, the address may be changed immediately. It is not necessary to clock the chip-select input or any other input terminal for fully static operation; therefore the chip-select input may be used as an additional address input. When the device is in an unselected state ( $\overline{\text{CS}} = 1$ ), the internal write circuitry and output sense amplifier are disabled. This feature allows the three-state data outputs from many arrays to be OR-tied to a common bus for easy memory expansion.


#### **Pinout**

CDP1821C/3 (SBDIP) TOP VIEW





# Functional Block Diagram



#### **OPERATIONAL MODES**

|         | INP                       | UTS | OUTPUT                     |
|---------|---------------------------|-----|----------------------------|
| MODE    | READ/WRITE CHIP-SELECT CS |     | DATA OUTPUT DO             |
| Standby | Х                         | 1   | High Impedance             |
| Write   | 0                         | 0   | High Impedance             |
| Read    | 1                         | 0   | Contents of Addressed Call |

X = Don't Care Logic 1 = High Logic 0 = Low

#### **Absolute Maximum Ratings**

#### **Thermal Information**

| DC Supply Voltage Range, (V <sub>DD</sub> )                      |
|------------------------------------------------------------------|
| (All Voltages Referenced to V <sub>SS</sub> Terminal)0.5V to +7V |
| Input Voltage Range, All Inputs0.5V to V <sub>DD</sub> +0.5V     |
| DC Input Current, Any One Input±10mA                             |

Thermal Resistance (Typical) Maximum Operating Temperature Range (T<sub>A</sub>) ....-55°C to +125°C Maximum Storage Temperature Range ( $T_{STG}$ ) . . . -65 $^{o}$ C to +150 $^{o}$ C Maximum Lead Temperature (During Soldering) . . . . . . . +265°C 

**Recommended Operating Conditions** T<sub>A</sub> = Full Package-Temperature Range. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

|                            | CDP18           | CDP1821CD/3     |       |
|----------------------------|-----------------|-----------------|-------|
| PARAMETER                  | MIN             | MAX             | UNITS |
| DC Operating Voltage Range | 4               | 6.5             | V     |
| Input Voltage Range        | V <sub>SS</sub> | V <sub>DD</sub> | V     |

#### **Static Electrical Specifications** $V_{DD} = 5V \pm 5\%$

|                                             |                  |                                  | -55°C, +25°C         |                     | +12                  | 5°C                 |       |
|---------------------------------------------|------------------|----------------------------------|----------------------|---------------------|----------------------|---------------------|-------|
| PARAMETER                                   | SYMBOL           | CONDITIONS                       | MIN                  | MAX                 | MIN                  | MAX                 | UNITS |
| Quiescent Device Current (Note 1)           | I <sub>DD</sub>  | $V_{IN} = 0V \text{ or } V_{DD}$ | -                    | 260                 | -                    | 1000                | μΑ    |
| Output Low Drive (Sink) Current (Note 1)    | l <sub>OL</sub>  | V <sub>OUT</sub> = 0.4V          | 2.7                  | -                   | 1.6                  | -                   | mA    |
| Output High Drive (Source) Current (Note 1) | Іон              | $V_{OUT} = V_{DD} - 0.4V$        | -1.3                 | -                   | -0.8                 | -                   | mA    |
| Output Voltage Low-Level                    | V <sub>OL</sub>  | -                                | -                    | 0.1                 | =                    | 0.5                 | V     |
| Output Voltage High-Level                   | V <sub>OH</sub>  | -                                | V <sub>DD</sub> -0.1 | -                   | V <sub>DD</sub> -0.5 | -                   | V     |
| Input Low Voltage                           | V <sub>IL</sub>  | -                                | -                    | 0.3 V <sub>DD</sub> | =                    | 0.3 V <sub>DD</sub> | V     |
| Input High Voltage                          | V <sub>IH</sub>  | -                                | 0.7 V <sub>DD</sub>  | -                   | 0.7 V <sub>DD</sub>  | -                   | V     |
| Input Current (Note 1)                      | I <sub>IN</sub>  | $V_{IN} = 0V \text{ or } V_{DD}$ | -                    | 2.6                 | -                    | 10                  | μΑ    |
| Three-State Output Leakage Current (Note 1) | lout             | $V_{IN} = 0V \text{ or } V_{DD}$ | -                    | 2.6                 | -                    | 10                  | μА    |
| Operating Current (Note 2)                  | I <sub>DD1</sub> | -                                | -                    | 5                   | -                    | 10                  | mA    |
| Input Capacitance                           | C <sub>IN</sub>  | -                                | -                    | 7.5                 | -                    | 7.5                 | pF    |
| Output Capacitance                          | C <sub>OUT</sub> | -                                | -                    | 15                  | -                    | 15                  | pF    |

#### NOTES:


- 1. Limits designate 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing
- 2. Measured with 1µs read-cycle time and outputs floating.

## Read Cycle Dynamic Electrical Specifications $t_R$ , $t_F$ = 10ns, $C_L$ = 50pF

|                           |                  | V                      | -55 <sup>o</sup> C, +25 <sup>o</sup> C |     | +125°C |     |       |
|---------------------------|------------------|------------------------|----------------------------------------|-----|--------|-----|-------|
| PARAMETER                 | SYMBOL           | V <sub>DD</sub><br>(V) | MIN                                    | MAX | MIN    | MAX | UNITS |
| Data Access Time (Note 1) | t <sub>DA</sub>  | 5                      | -                                      | 190 | -      | 255 | ns    |
| Read Cycle Time           | t <sub>RC</sub>  | 5                      | 190                                    | -   | 255    | -   | ns    |
| Output Enable Time        | t <sub>EN</sub>  | 5                      | 65                                     | -   | 90     | -   | ns    |
| Output Disable Time       | t <sub>DIS</sub> | 5                      | -                                      | 65  | -      | 90  | ns    |

#### NOTE:

1. 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



#### NOTES:

- 1. Chip-Select ( $\overline{\text{CS}}$ ) permitted to change from high to low level or remain low on a selected device.
- 2. Chip-Select  $(\overline{\text{CS}})$  permitted to change from low to high level or remain low.
- 3. Read/Write  $(R/\overline{W})$  must be at a high level during all address transitions.
- 4. Don't care.
- 5. Data-Out (DO) is a high impedance within  $t_{DIS}$  ns after the falling edge of  $R/\overline{W}$  or the rising edge of  $\overline{CS}$ .


FIGURE 1. READ CYCLE TIMING DIAGRAM

# Write Cycle Dynamic Electrical Specifications $t_R$ , $t_F$ = 10ns, $C_L$ = 50pF

|                                     |                 | V <sub>DD</sub> | -55°C, +25°C |     | +125 <sup>o</sup> C |     |       |
|-------------------------------------|-----------------|-----------------|--------------|-----|---------------------|-----|-------|
| PARAMETER                           | SYMBOL          | (V)             | MIN          | MAX | MIN                 | MAX | UNITS |
| Write Cycle Time                    | t <sub>WC</sub> | 5               | 300          | -   | 420                 | -   | ns    |
| Address Setup Time (Note 1)         | t <sub>AS</sub> | 5               | 60           | -   | 84                  | -   | ns    |
| Address Hold Time (Note1)           | t <sub>AH</sub> | 5               | 130          | -   | 180                 | -   | ns    |
| Input Data Setup Time (Note 1)      | t <sub>DS</sub> | 5               | 90           | -   | 125                 | -   | ns    |
| Input Data Hold Time (Note 1)       | t <sub>DH</sub> | 5               | 60           | -   | 84                  | -   | ns    |
| Read/Write Pulse Width Low (Note 1) | t <sub>WL</sub> | 5               | 110          | -   | 155                 | -   | ns    |

#### NOTE:

1. 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing.



#### NOTES:

- 1. Chip-Select  $(\overline{CS})$  permitted to change from high to low level or remain low on a selected device.
- 2. Chip-Select  $(\overline{\text{CS}})$  permitted to change from low to high level or remain low.
- 3. Don't care.

FIGURE 2. WRITE CYCLE TIMING DIAGRAM

### **Data Retention Specifications**

|                                           |                  | TEST CONDITIONS        |                        | -55°C, +25°C |     | +125°C |     |       |
|-------------------------------------------|------------------|------------------------|------------------------|--------------|-----|--------|-----|-------|
| PARAMETER                                 | SYMBOL           | V <sub>DR</sub><br>(V) | V <sub>DD</sub><br>(V) | MIN          | MAX | MIN    | MAX | UNITS |
| Minimum Data Retention Voltage (Note 1)   | V <sub>DD</sub>  | -                      | -                      | -            | 2   | -      | 2.5 | V     |
| Data Retention Quiescent Current (Note 1) | I <sub>DD</sub>  | 2                      | -                      | -            | 50  | -      | 200 | μА    |
| Chip Deselect to Data Retention Time      | t <sub>CDR</sub> | -                      | 5                      | 450          | -   | 650    | -   | ns    |
| Recovery to Normal Operation Time         | t <sub>RC</sub>  | -                      | 5                      | 450          | -   | 650    | -   | ns    |

#### NOTE:

1. 100% testing. All other limits are designer's parameters under given test conditions and do not represent 100% testing





FIGURE 3. LOW  $V_{\mbox{\scriptsize DD}}$  data retention waveforms and timing diagram

### **Burn-In Circuit**



|    | 0        | 1.6                   | 2.2          | 5.0         | 6.6          | 7.2         | 10.0      | μ <b>s</b>      |
|----|----------|-----------------------|--------------|-------------|--------------|-------------|-----------|-----------------|
| _  | <u> </u> | i                     | <u> </u>     | <u> </u>    | i            | <u> </u>    | <u> </u>  | $V_{DD}$        |
| 01 | į        |                       |              | į           |              |             | i         |                 |
|    | İ        | -                     | _            | į           | -            | -           |           | 0               |
|    |          | l<br>I                | l<br>I       |             | i            | 1           | <u> </u>  | V <sub>DD</sub> |
| A0 |          | I<br>I                | I<br>I       |             | I<br>I       | 1           |           | 55              |
| -  | 4        | 1                     | I<br>I       | -           | l<br>I       | +           | 4         | 0               |
|    | <br>     | 1<br>1                | I<br>I       | I<br>I      | I<br>I       | I<br>I      | 1<br>1    |                 |
| A1 |          | I<br>I                | <br>         | <br>        | <br>         | I           |           | $V_{DD}$        |
| -  | 4        | 1                     | I<br>I       | I<br>I      | I<br>I       | I           | Ļ         | 0               |
|    | Δ1       | ;<br>I - A11 <i>i</i> | ;<br>ARF DI\ | ;<br>/ISION | ;<br>BY 2 B/ | ;<br>ASED C | ;<br>Ν ΔΩ |                 |
|    |          | . ,,                  |              |             | J D,         | .0          | ,,,,,     |                 |

| PACKAGE | $V_{DD}$ | TEMPERATURE         | DURATION |
|---------|----------|---------------------|----------|
| D       | 7V       | +125 <sup>0</sup> C | 160 Hrs. |

FIGURE 4. DYNAMIC/OPERATING BURN-IN CIRCUIT AND TIMING DIAGRAM

| All Intersil semiconductor products are manufactured, assembled and tested under <b>ISO9000</b> quality systems certif                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ication.   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| tersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any trotice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third page as result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. | be accurat |
| For information regarding Intersil Corporation and its products, see web site http://www.intersil.com                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |            |

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

**EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029