intersil

捷多邦,专业PCB打样工厂,24小时加急出货 **CDP1826C**

CMOS 64-Word x 8-Bit Static RAM

March 1997

Features

- Ideal for Small, Low-Power RAM Memory Requirements in Microprocessor and Microcomputer Applications
- Interfaces with CDP1800-Series Microprocessors Without Additional Address Decoding
- Daisy Chain Feature to Further Reduce External Decoding Needs
- Multiple Chip-Select Inputs for Versatility
- Single Voltage Supply
- · No Clock or Precharge Required.

Ordering Information

PACKAGE	TEMP. RANGE	PART NUMBER	PKG. NO.
PDIP	-40°C to +85°C	CDP1826CE	E22.4

Pinout

CDP1826C (PDIP) TOP VIEW

BUS 0 1		22	V_{DD}
BUS 1 2		21	Α0
BUS 2 3		20	CS/A5
BUS 3 4		19	A1
BUS 4 5	E HE	18	A2
BUS 5 6	ALM.	17	А3
BUS 6 7		16	A4
BUS 7 8		15	TPA
CS1 9		14	MRD
CS2 10		13	$\overline{\text{MWR}}$
V _{SS} 11		12	CEO

Description

The CDP1826C is a general purpose, fully static, 64-word x 8-bit random-access memory, for use in CDP1800-series or other microprocessor systems where minimum component count and/or price performance and simplicity in use are desirable.

The CDP1826C has 8 common data input and data-output terminals with three-state capability for direct connection to a standard bidirectional data bus. Two chip-select inputs - CS1 and CS2 - are provided to simplify memory-system expansion. An additional select pin, CS/A5, is provided to enable the CDP1826C to be selected directly from the CDP1800 multiplexed address bus without additional latching or decoding. In an 1800 system, the CS/A5 pin can be tied to any MA address line from the CDP1800 processor. A TPA input is provided to latch the high-order bit of this address line as a chip-select for the CDP1826C. If this CS/A5 input is latched high, and if CS = 1 and $\overline{CS2} = 0$ at the appropriate time in the memory cycle, the CDP1826C will be enabled for writing or reading. In a non-1800 system, the TPA pin can be tied high, and the CS/A5 pin can be used as a normal address input.

The six input-address buffers are gated with the chip-select function to reduce standby current when the device is deselected, as well as to provide for a simplified power down mode by reducing address buffer sensitivity to long fall times from address drivers which are being powered down.

Two memory control signals, $\overline{\text{MRD}}$ and $\overline{\text{MWR}}$, are provided for reading from the writing to the CDP1826C. The logic is designed so that $\overline{\text{MWR}}$ overrides $\overline{\text{MRD}}$, allowing the chip to be controlled from a single R/ $\overline{\text{W}}$.

A CHIP ENABLE OUTPUT is provided for daisy-chaining to additional memories or I/O devices. This output is high whenever the chip-select function selects the CDP1826C, which deselects any other chip which has its $\overline{\text{CS}}$ input connected to the CDP1826C CEO output. The connected chip is selected when the CDP1826C is deselected and the $\overline{\text{MRD}}$ input is low. Thus, the CEO is only active for a read cycle and can be setup so that a CEO of another device can feed the $\overline{\text{MRD}}$ of the CDP1826C, which in turn selects a third chip in the daisy chain.

The CDP1826C has a recommended operating voltage of 4.5V to 5.5V and is supplied in 22 lead dual-in-line plastic packages (E suffix). The CDP1826C is also available in chip form (H suffix).




FIGURE 1. TYPICAL CDP1802 MICROPROCESSOR SYSTEM

Absolute Maximum Ratings

DC Supply Voltage Range, (V_{DD}) (All Voltages Referenced to V_{SS} Terminal) CDP1826C.....-0.5V to +7V Input Voltage Range, All Inputs -0.5V to $V_{\mbox{DD}}$ +0.5V DC Input Current, Any One Input.....±10mA Power Dissipation Per Package (P_D) $T_A = -40^{\circ}\text{C}$ to $+60^{\circ}\text{C}$ (Package Type E) 500mW $T_A = +60^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (Package Type E) Derate Linearly at 12mW/OC to 200mW $T_A = -55^{\circ}C$ to $+100^{\circ}C$ (Package Type D) 500mW $T_A = +100^{\circ}$ C to +125°C (Package Type D).... Derate Linearly at 12mW/OC to 200mW

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (oC/W)
PDIP Package	75	N/A
Device Dissipation Per Output Transistor		
T _A = Full Package Temperature Range		
(All Package Types)		100mW
Operating Temperature Range (T _A)		
Package Type D	55 ^c	C to +125°C
Package Type E	40	OC to +85°C
Storage Temperature Range (T _{STG})	65 ⁰	C to +150°C
Lead Temperature (During Soldering)		
At distance 1/16 ±1/32 In. (1.59 ±0.79n	nm)	
from case for 10s max		+265 ^o C

 $\textbf{Recommended Operating Conditions} \quad \text{At T}_{A} = \text{Full Package Temperature Range. For maximum reliability, operating conditions}$ should be selected so that operation is always within the following ranges:

		CDP1		
PARAMETER	SYMBOL	MIN	MAX	UNITS
DC Operating Voltage Range		4	6.5	V
Input Voltage Range		V _{SS}	V _{DD}	V
Input Signal Rise or Fall Time, V _{DD} = 5V	t _R , t _F	-	10	μs

Static Electrical Specifications At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, Except as Noted:

			COND	ITIONS	LIMITS			
						CDP1826C		
PARAMETER		SYMBOL	V _O (V)	V _{IN} (V)	MIN	(NOTE 1) TYP	MAX	UNITS
Quiescent Device Current		I _{DD}	-	0, V _{DD}	-	5	50	μΑ
Output Low (Sink) Current	BUS	l _{OL}	0.4	0, V _{DD}	1.6	3.2	-	mA
	CEO		0.4	0, V _{DD}	0.8	1.6	-	mA
Output High (Source) Current	BUS	I _{OH}	V _{DD} -0.4	0, V _{DD}	-1.0	-1.5	-	mA
	CEO		V _{DD} -0.4	0, V _{DD}	-0.6	-1.0	-	mA
Output Voltage Low-Level		V _{OL}	-	0, V _{DD}	-	0	0.1	V
Output Voltage High-Level		V _{OH}	-	0, V _{DD}	V _{DD} -0.1	V_{DD}	-	V
Input Low Voltage		V _{IL}	-	-	-	-	1.5	V
Input High Voltage		V _{IH}	-	-	3.5	-	-	V
Input Leakage Current		I _{IN}	Any Input	0, V _{DD}	-	±0.1	±1	μΑ
Operating Device Current (Note 2)		I _{OPER}	-	0, V _{DD}	-	5	10	mA
Three-State Output Leakage Current		louт	0, V _{DD}	0, V _{DD}	-	±0.1	±1	μΑ
Input Capacitance		C _{IN}	-	-	-	5	7.5	pF
Output Capacitance		C _{OUT}	-	0, V _{DD}	-	10	15	pF

NOTES:

- 1. Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .
- 2. Outputs open circuited; Cycle time = 1µs.

Signal Descriptions

A0 - A4, CS/A5 (Address Inputs): These inputs must be stable prior to a write operation, but may change asynchronously during Read operations.

In an 1800 system, the multiplexed high-order address bit at pin CS/A5 can be latched at the end of TPA. A high level will provide a valid chip select for the CDP1826C. The low-order address bit which appears after TPA is used for data word selection. In non-1800 systems, TPA can be tied high to disable the latch and allow the CS/A5 pin to function as a normal address input.

BUS 0 - BUS 7: 8-bit three-state common input/output data bus.

TPA: High-order address strobe input. The high-order address bit at input CS/A5 is latched on the high-to-low tran-

sition of the TPA input. Tie TPA high to disable the CS/A5 latch feature.

CS1, **CS2** (Chip Selector): Either chip select (CS1 or $\overline{CS2}$), when not valid, powers down the chip, disables READ and WRITE functions, and gates off the address and output buffers.

MRD, MWR: Read and Write control signals. MWR overrides MRD, allowing the CDP1826C to be controlled from a single R/W line.

CEO (Chip Enable Output): Allows daisy chaining to additional memories. CEO is high whenever the CDP1826C is selected. CEO is only active (low) for a Read cycle with the CDP1826C deselected and the MRD input low.

V_{DD}, **V_{SS}**: Power supply connections.





FIGURE 2. FUNCTIONAL DIAGRAM



OPERATING MODES

	FUNCTION	MRD	MWR	CS1 • CS2	TPA	(NOTE 1) CS/A5	CEO
CDP1800 Mode	Write	Х	0	I	_1₽	I	I
	Read	0	I	I	ΤŁ	1	1
	Deselect	I	I	I	ΤŁ	1	1
	Deselect	I	Х	0	Х	Х	1
	Deselect	0	Х	0	Х	Х	0
	Deselect	I	Х	Х	Ţ	0	I
	Deselect	0	Х	Х	Ţ	0	0
Non-CDP1800 Mode	Write	Х	0	I	I	Х	I
	Read	0	I	I	I	Х	I
	Deselect	I	I	I	I	Х	I
	Deselect	I	Х	0	I	Х	I
	Deselect	0	Х	0	I	Х	0

NOTE:

For CDP1800 Mode, refers to high order memory address bit level at time when TPA \underset transition takes place.

FIGURE 3. CHIP ENABLE OUTPUT TIMING WAVEFORMS FOR CDP1800 BASED SYSTEMS

 $\textbf{Dynamic Electrical Specifications} \text{ At T}_A = -40 \text{ to } +85^{0}\text{C}, \text{ V}_{DD} = 5\text{V} \pm 5\%, \text{ Input } t_R, t_F = 10 \text{ns}; \text{ C}_L = 50 \text{pF and 1 TTL Load } t_R = -40 \text{ to } +85^{0}\text{C}, \text{ V}_{DD} = 5\text{V} \pm 5\%, \text{ Input } t_R = -40 \text{ ns}; \text{ C}_L = 50 \text{pF and 1 TTL Load } t_R = -40 \text{ to } +85^{0}\text{C}, \text{ V}_{DD} = 5\text{V} \pm 5\%, \text{ Input } t_R = -40 \text{ ns}; \text{ C}_L = -40 \text{ ns};$

			LIMITS		
		CDP1826C			
PARAMETER		(NOTE 1) MIN	(NOTE 2) TYP	MAX	UNITS
READ - CYCLE TIMES (FIGURES 4 AND	5)				
Address to TPA Setup	^t ASH	100	-	-	ns
Address to TPA Hold	t _{AH}	100	-	-	ns
Access from Address Change	T _{AA}	-	500	1000	ns
TPA Pulse Width	t _{PAW}	200	-	-	ns
Output Valid from MRD	t _{AM}	-	500	1000	ns
Access from Chip Select	t _{AC}	-	500	1000	ns
CEO Delay from TPA 🔪 Edge	t _{CA}	-	150	300	ns
MRD to CEO Delay	t _{MC}	75	-	-	ns
Output High Z from Invalid MRD	t _{RHZ}	-	-	125	ns
Output High Z from Chip Deselect	t _{SHZ}	-	-	225	ns

NOTES:

- 1. Time required by a limit device to allow tor the indicated function.
- 2. Typical values are or $T_A = 25^{\circ}C$ and nominal V_{DD} .




FIGURE 4. TIMING WAVEFORMS FOR READ CYCLE 1




FIGURE 5. TIMING WAVEFORMS FOR READ-CYCLE 2 (TPA HIGH)

 $\textbf{Dynamic Electrical Specifications} \text{ At T}_{A} = -40 \text{ to } +85^{O}\text{C}, \text{ V}_{DD} = 5\text{V} \pm 5\%, \text{Input } t_{R}, \text{ } t_{F} = 10 \text{ns}; \text{ } C_{L} = 50 \text{pF} \text{ and } 1 \text{ TTL Load } t_{R} = 10 \text{ } t_{R} + 10 \text{ } t_{R} = 10 \text{ } t_{R} + 10 \text{ } t_{R} = 10 \text{ }$

				CDP1826C				
PARAMETER		(NOTE 1) MIN	(NOTE 2) TYP	MAX	UNITS			
WRITE - CYCLE TIMES (FIGURES 6 AND	7)							
Address to TPA Setup, High Byte	t _{ASH}	100	-	-	ns			
Address to TPA Hold	t _{AH}	100	-	-	ns			
Address Setup, Low Byte	T _{ASL}	500	250	-	ns			
TPA Pulse Width	t _{PAW}	200	-	-	ns			
Chip Select Setup	t _{CS}	700	350	-	ns			
Write Pulse Width	t _{WW}	300	200	-	ns			
Write Recovery	t _{WR}	100	-	-	ns			
Data Setup	t _{DS}	400	200	-	ns			
Data Hold from End of MWR	t _{DH1}	100	50	-	ns			
Data Hold from End of Chip Select	t _{DH2}	125	50	-	ns			

NOTES:

- 1. Time required by a limit device to allow tor the indicated function.
- 2. Typical values are for $T_A = 25^{\circ}C$ and nominal V_{DD} .




FIGURE 6. TIMING WAVEFORMS FOR WRITE-CYCLE 1




FIGURE 7. TIMING WAVEFORMS FOR WRITE-CYCLE 2 (TPA = HIGH)

Data Retention Specifications At $T_A = -40$ to $+85^{\circ}$ C, see Figure 8

		TEST CONDITIONS				LIMITS CDP1826C	
PARAMETER		V _{DR} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	UNITS
Minimum Data Retention Voltage	V_{DR}	-	-	-	2	2.5	V
Data Retention Quiescent Current	t _{DD}	2.5	-	-	5	25	μΑ
Chip Deselect to Data Retention Time	t _{CDR}	-	5	600	ı	-	ns
Recovery to Normal Operation Time	t _{RC}	-	5	600	-	-	ns
V_{DD} to V_{DR} Rise and Fall Time	t _{R,} t _F	2.5	5	1	-	-	μΑ

NOTE:

1. Typical values are or $T_A = 25^{\circ}C$ and nominal V_{DD} .




FIGURE 8. LOW $V_{\mbox{\scriptsize DD}}$ DATA RETENTION TIMING WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2716 9310