

March 1997

**High-Reliability CMOS N-Bit 1 of 8 Decoder****Features**

- Provides Direct Control of Up to 7 Input and 7 Output Devices When used with a CDP1800-Series Microprocessor
- CHIP ENABLE (CE) Allows Easy Expansion for Multi-level I/O Systems

**Ordering Information**

PACKAGE	TEMP. RANGE	5V	10V	PKG. NO.
SBDIP	-55°C to +125°C	CDP1853CD3	-	D16.3

**Description**


The CDP1853/3 and CDP1853C/3 are high-reliability 1 of 8 decoders designed for use in general purpose microprocessor systems. These devices, which are functionally identical, are specifically designed for use as gated N-bit decoders and interface directly with the 1800-Series microprocessors without additional components. The CDP1853/3 has a recommended operating voltage range of 4V to 10.5V, and the CDP1853C/3 has a recommended operating voltage range of 4V to 6.5V.

When CHIP ENABLE (CE) is high, the selected output will be true (high) from the trailing edge of CLOCK A (high-to-low transition) to the trailing edge of CLOCK B (high-to-low transition). All outputs will be low when the device is not selected (CE = 0) and during conditions of CLOCK A and CLOCK B as shown in Figure 2. The CDP1853/3 inputs N0, N1, N2, CLOCK A, and CLOCK B are connected to 1800-series microprocessor outputs N0, N1, N2, TPA, and TPB respectively, when used to decode I/O commands as shown in Figure 5. The CHIP ENABLE (CE) input provides the capability for multiple levels of decoding as shown in Figure 6.

The CDP1853/3 can also be used as a general purpose 1 of 8 decoder for I/O and memory system applications as shown in Figure 4.

**Pinout**

16 LEAD SBDIP  
TOP VIEW



## CDP1853/3, CDP1853C/3

### **CDP1853/3 Functional Diagram**




FIGURE 1.

### TRUTH TABLE

CE	CL A	CL B	EN
1	0	0	Qn-1(Note 2)
1	0	1	1
1	1	0	0
1	1	1	1
0	X	X	0

N2	N1	N0	EN	0	1	2	3	4	5	6	7
0	0	0	1	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1
X	X	X	0	0	0	0	0	0	0	0	0

#### NOTES:

1. 1 = High level, 0 = Low level, X = Don't care.
2. Qn-1 = Enable remains in previous state.

## CDP1853/3, CDP1853C/3

### Static Electrical Specifications

PARAMETER	SYMBOL	CONDITIONS			LIMITS				UNITS	
		$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	$-55^{\circ}C, +25^{\circ}C$		$+125^{\circ}C$			
					MIN	MAX	MIN	MAX		
Quiescent Device Current	$I_{SS}$ (Note 1)	-	0, 5	5	-50	-	-100	-	$\mu A$	
		-	0, 10	10	-500	-	-1000	-	$\mu A$	
Output Low Drive (Sink) Current	$I_{OL}$	0.4	-	5	2.3	-	1.6	-	mA	
		0.5	-	10	3.7	-	2.6	-	mA	
Output High Drive (Source) Current	$I_{OH}$	4.6	-	5	-	-1.7	-	-1.2	mA	
		9.5	-	10	-	-3.7	-	-2.6	mA	
Output Voltage Low-Level	$V_{OL}$ (Note 2)	-	0, 5	5	-	0.1	-	0.2	V	
		-	0, 10	10	-	0.1	-	0.2	V	
Output Voltage High-Level	$V_{OH}$ (Note 2)	-	0, 5	5	4.9	-	4.8	-	V	
		-	0, 10	10	9.9	-	9.8	-	V	
Input Low Voltage	$V_{IL}$	0.8, 4.2	-	5	-	1.5	-	1.5	V	
		1, 9	-	10	-	3	-	3	V	
Input High Voltage	$V_{IH}$	0.8, 4.2	-	5	3.5	-	3.5	-	V	
		1, 9	-	10	7	-	7	-	V	
Input Leakage Low	$I_{IL}$	-	0	5	-1	-	-5	-	$\mu A$	
		-	0	10	-1	-	-5	-	$\mu A$	
Input Leakage High	$I_{IH}$	-	5	5	-	1	-	5	$\mu A$	
		-	10	10	-	1	-	5	$\mu A$	
Input Capacitance	$C_{IN}$ (Note 2)	-	-	-	-	10	-	10	pF	
Output Capacitance	$C_{OUT}$ (Note 2)	-	-	-	-	15	-	15	pF	

#### NOTES:

- The CDP1853C meets all 5V static electrical characteristics of the CDP1853 except quiescent device current for which the limits are:  
 $I_{SS} = -500\mu A$  at  $-55^{\circ}C$  and  $+25^{\circ}C$  and  $I_{SS} = -1000\mu A$  at  $+125^{\circ}C$ .
- Guaranteed but not tested.

### Dynamic Electrical Specifications See Figure 2, $C_L = 100pF$ , $t_R, t_F = 15ns$

PARAMETER	SYMBOL	$V_{DD}$ (V)	LIMITS				UNITS	
			$-55^{\circ}C, +25^{\circ}C$		$+125^{\circ}C$			
			MIN	MAX	MIN	MAX		
Propagation Delay Time:  Chip Enable (CE) to Output High	$t_{EOH}$	5	-	175	-	275	ns	
		10	-	90	-	150	ns	

## CDP1853/3, CDP1853C/3

### **Dynamic Electrical Specifications** See Figure 2, $C_L = 100\text{pF}$ , $t_R, t_F = 15\text{ns}$

PARAMETER	SYMBOL	$V_{DD}$ (V)	LIMITS				UNITS	
			-55°C, +25°C		+125°C			
			MIN	MAX	MIN	MAX		
Disable to Output Low	$t_{EOL}$	5	-	295	-	400	ns	
		10	-	200	-	250	ns	
N Input to Output	$t_{NO}$	5	-	225	-	315	ns	
		10	-	120	-	165	ns	
Clock A to Output Low	$t_{AO}$	5	-	210	-	300	ns	
		10	-	110	-	150	ns	
Clock B to Output Low	$t_{BO}$	5	-	295	-	400	ns	
		10	-	200	-	250	ns	
Pulse Width: Clock A	$t_{CACA}$	5	50	-	75	-	ns	
		10	25	-	50	-	ns	
Clock B	$t_{CBCB}$	5	50	-	75	-	ns	
		10	25	-	50	-	ns	

**Recommended Operating Conditions** At  $T_A$  = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

PARAMETER	LIMITS				UNITS	
	CDP1853/3		CDP1853C/3			
	MIN	MAX	MIN	MAX		
DC Operating Voltage Range	4	10.5	4	6.5	V	
Input voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V	

# CDP1853/3, CDP1853C/3

## Absolute Maximum Ratings

DC Supply Voltage Range, ( $V_{DD}$ ) (All Voltages Referenced to $V_{SS}$ Terminal)	
CDP1853/3.....	-0.5V to +11V
CDP1853C/3.....	-0.5V to +7V
Input Voltage Range, All Inputs .....	-0.5V to $V_{DD}$ +0.5V
DC Input Current, Any One Input .....	$\pm 10\text{mA}$

## Thermal Information

Thermal Resistance (Typical) . . . . .	$\theta_{JA}$ ( $^{\circ}\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^{\circ}\text{C}/\text{W}$ )
SBDIP Package . . . . .	85	22
Device Dissipation Per Output Transistor . . . . .		
$T_A$ = Full Package Temperature Range (All Package Types) . . . . .	100mW	
Operating Temperature Range ( $T_A$ ) . . . . .		
Package Type D . . . . .	-55 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$	
Storage Temperature Range ( $T_{STG}$ ) . . . . .	-65 $^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$	
Lead Temperature (During Soldering) At distance 1/16 $\pm 1/32$ In. (1.59 $\pm 0.79\text{mm}$ ) from case for 10s max . . . . .		+265 $^{\circ}\text{C}$

## Timing Diagrams




FIGURE 2A. N - INPUTS TO OUTPUTS DELAY TIME




FIGURE 2B. CE TO OUTPUT DELAY TIME





FIGURE 2C. CLOCK B TO OUTPUT DELAY TIME




NOTE:

1. To measure  $T_{AO}$ , Clock B must be tied low.

FIGURE 2D. CLOCK A TO OUTPUT DELAY TIME

FIGURE 2. PROPAGATION DELAY TIME DIAGRAMS



NOTE:

1. Output enabled when EN = high. Internal signal shown for reference only (see Figure 1).

FIGURE 3. TIMING DIAGRAM




FIGURE 4. N-BIT DECODER USED AS A 1 OF 8 DECODER

## CDP1853/3, CDP1853C/3





FIGURE 5. N-BIT DECODER IN A ONE LEVEL I/O SYSTEM

## CDP1853/3, CDP1853C/3




NOTE:

1. System shown will select up to 56 input and 48 output ports. With additional decoding, the total number of input and output ports can be further expanded.

**FIGURE 6. TWO LEVEL I/O USING CDP1853 AND CDP1852**

---

### **Bias/Static Burn-In Circuit**



TYPE	V <sub>DD</sub>	TEMPERATURE	TIME
CDP1853C	7V	+125°C	160 Hrs.

NOTE:

1. All resistors are 47kΩ ±20%.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*