intersil

使多邦、专业PCB打造で**CDP1871A**, **CDP1871AC**

REFERENCE APP NOTE 7374

August 1996

CMOS Keyboard Encoder

Features

- Directly Interfaces with CDP1800-Series Microprocessor
- · Low Power Dissipation
- Three-State Outputs
- Scans and Generates Code for 53 Key ASCII Keyboard Plus 32 HEX Keys (SPST Mechanical Contact Switches)
- . Shift, Control, and Alpha Lock Input
- RC-Controlled Debounce Circuitry
- Single Supply 4V to 10.5V (CDP1871A) 4V to 6.5V (CDP1871AC)
- N-Key Lockout

Ordering Information

PACKAGE	TEMP. RANGE	5V	10V	PKG. NO.
PDIP	-40°C to +85°C	CDP1871ACE	CDP1871AE	E40.6
PLCC	-40°C to +85°C	CDP1871ACQ	-	N44.65
SBDIP	-40°C to +85°C	CDP1871ACD	CDP1871AD	D40.6
Burn-In		CDP1871ACDX	-	D40.6

Description

The CDP1871A is a keyboard encoder designed to directly interface between a CDP1800-series microprocessor and a mechanical keyboard array, providing up to 53 ASCII coded keys and 32 HEX coded keys, as shown in the system diagram (Figure 1).

The keyboard may consist of simple single-pole single-throw (SPST) mechanical switches. Inputs are provided for alpha-lock, control, and shift functions, allowing 160 unique codes. An external R-C input is available for user-selectable debounce times. The N-key lock-out feature prevents unwanted key codes if two or more keys are pressed simultaneously.

The CDP1871A and CDP1871AC are functionally identical. They differ in that the CDP1871A has a recommended operating voltage range of 4V to 10.5V, and the CDP1871AC has a recommended operating voltage range 4V to 6.5V. These types are supplied in 40 lead dual-in-line ceramic packages (D suffix), and 40 lead dual-in-line plastic packages (E suffix), and 44 lead plastic chip-carrier packages (Q suffix).

40 LEAD PDIP, CERDIP **Pinouts 44 LEAD PLCC** (Q Suffix) TOP VIEW CONTRO ALPHA D1 1 40 V_{DD} NC D3 D3 D2 D2 SHIF D2 2 39 SHIFT 3 38 CONTROL D3 4 37 ALPHA D4 **D5** 5 DEBOUNCE D5 [RPT 35 RTP 6 D6 D6 38 □ трв 7 34 TPB D7 **D7** 37 DΑ DA D8 8 33 BUS 7 D8 D9 9 32 BUS 7 D9 BUS 6 D10 10 31 BUS 6 BUS 5 30 BUS 5 D11 11 12 29 BUS 4 D11 🗀 33 BUS 4 S1 28 BUS 3 S1 🔲 S2 13 14 ☐ BUS 3 S3 27 BUS 2 14 S2 🗖 15 BUS 2 S4 15 26 BUS 1 S3 16 30 BUS 1 S5 16 25 BUS 0 29 NC 17 24 CS4 S6 18 19 20 21 22 23 24 25 26 27 28 S7 18 23 CS3 S8 19 22 CS2 VSS CS1 S5 S7 S8 CS2 CS4 21 CS1 sc.com




FIGURE 2. CDP1871A BLOCK DIAGRAM

DC Input Current, any One Input.....±10mA

Thermal Information Thermal Resistance (Typical)

Thermal Resistance (Typical) PDIP Package	θ _{JA} (°C/W) 60	θ _{JC} (°C/W) N/A
PLCC Package	50	N/A
SBDIP Package	60	18
Device Dissipation Per Output Transistor		
T _A = Full Package Temperature Range		
(All Package Types)		100mW
Operating Temperature Range (T _A)		
Package Type D	55 ⁰	C to +125°C
Package Type E and Q	40	0°C to +85°C
Storage Temperature Range (T _{STG})	65 ⁰	^o C to +150 ^o C
Lead Temperature (During Soldering)		
At distance $1/16 \pm 1/32$ In. (1.59 ± 0.79)	nm)	
from case for 10s max		+265°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions At $T_A = -40$ to $+85^{\circ}$ C. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

			LIMITS							
	V	CDP1871AD,	CDP1871AE	CDP1871ACD,						
PARAMETER		V _{DD} (V)	MIN	MAX	MIN	MAX	UNITS			
Supply Voltage Range		4	10.5	4	6.5	V				
Recommended Input Voltage Range			V _{SS}	V _{DD}	V _{SS}	V _{DD}	V			
Clock Input Frequency, TPB (Keyboard Capacitance = 200 pF)		5	DC	0.4	DC	0.4	MHz			
(Keyboard Capacitance = 200 pF)		10	DC	0.8	-	-	MHz			

NOTE:

Static Electrical Specifications At $T_A = -40$ to $+85^{\circ}$ C, Unless Otherwise Specified

		CC	ONDITION	s	LIMITS						
				CDP1871AD CDP1871AE			CI CI				
PARAMETER		ν _ο (۷)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE1) TYP	MAX	UNITS
Quiescent Device Current	I _{DD}	-	0.5	5	-	0.1	50	-	1	200	μΑ
Current		-	0, 10	10	-	1	200	-	-	-	μΑ
Output Low Drive (Sink) Current (Except Debounce	I _{OL}	0.4	0, 5	5	0.5	1	-	0.5	1	-	mA
and D1-D11)		0.5	0, 10	10	1	2	-	-	-	-	mA
Debounce	I _{OL}	0.4	0, 5	5	0.75	1.5	-	0.75	1.5	-	mA
		0.5	0, 10	10	1	2	-	-	-	-	mA
D1-D11	I _{OL}	0.4	0, 5	5	0.05	0.1	-	0.05	0.1	-	mA
		0.5	0, 10	10	0.1	0.2	-	-	-	-	mA

^{1.} Printed-circuit board mount: 57mm x 57mm minimum area x 1.6mm thick G10 epoxy glass, or equivalent.

CDP1871A, CDP1871ACCDP1871A, CDP1871AC

Static Electrical Specifications At T_A = -40 to +85 $^{\rm o}$ C, Unless Otherwise Specified (Continued)

		cc	NDITION	S	LIMITS						
						DP1871AD DP1871AE		_	DP1871ACE DP1871ACE		
PARAMETER		ν _ο (۷)	V _{IN} (V)	V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE1) TYP	MAX	UNITS
Output High Drive (Source) Current	I _{OH}	4.6	0, 5	5	-0.3	-0.6	-	-0.3	-0.6	-	mA
Current		9.5	0, 10	10	-0.75	-1.5	-	-	-	-	mA
Input Low Voltage	V _{IL}	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
(Except Debounce)		1, 9	-	10	-	-	3	-	-	-	٧
Input High Voltage	V _{IH}	0.5, 4.5	-	5	3.5	-	-	3.5	-	-	V
(Except Debounce)		1, 9	-	10	7	-	-	-	-	-	V
Debounce Schmitt Trigger Input Voltage	V _D	0.4	-	5	2.0	3.3	4.0	2.0	3.3	4.0	V
Positive Trigger Voltage		0.5	-	10	4.0	6.3	8.0	-	-	-	V
Negative Trigger Voltage	V _N	0.4	-	5	0.8	1.8	3.0	0.8	1.8	3.0	V
		0.5	-	10	1.9	4.0	6.0	-	-	-	V
Hysteresis	V _H	0.4	0, 5	5	0.3	1.6	2.6	0.3	1.6	2.6	V
		0.5	0, 10	10	0.7	2.3	4.7	-	-	-	V
Output Voltage Low Level	V _{OL}	-	0, 5	5	-	0	0.05	-	0	0.05	V
		-	0, 10	10	-	0	0.05	-	-	-	V
Output Voltage High Level	V _{OH}	-	0, 5	5	4.95	5	-	4.95	5	-	V
		-	0, 10	10	9.95	10	-	-	-	-	V
Input Leakage Current	I _{IN}	-	0, 5	5	-	0.01	1	-	0.01	1	μΑ
(Except S1-S8, Shift, Control)		-	0, 10	10	-	0.01	1	-	-	-	μΑ
Three-State Output Leakage	I _{OUT}	0, 5	0, 5	5	-	0.01	1	-	0.02	2	μΑ
Current		0, 10	0, 10	10	-	0.02	2	-	-	-	μΑ
Pull-Down Resistor Value (S1-S8, Shift, Control)	R _{PD}	-	-	-	7	14	24	7	14	24	kΩ
Operating Current (All Outputs Unloaded)											
f _{CL} = 0.4MHz	I _{OPER}	0.5, 4.5	0, 5	5	-	0.6	-	-	0.6	-	mA
$f_{CL} = 0.8MHz$		1, 9	0, 10	10	-	2.7	-	-	-	-	mA

NOTE:

1. Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .

Functional Description of CDP1871A Terminals

D1 - D11 (Outputs):

Drive lines for the 11 x 8 keyboard switch matrix. These outputs are connected through the external switch matrix to the sense lines (S1 - S8).

S1 - S8 (Inputs):

Sense lines for the 11 x 8 keyboard maxtrix. These inputs have internal pull-down resistors and are driven high by appropriate drive line when a keyboard switch is closed.

CS1, CS2, CS3, CS4 (Inputs):

Chip select inputs, which are used to enable the three-state data bus outputs (BUS 0 - BUS 7) and to enable the resetting of the status flag (\overline{DA}), which occurs on the low-to-high transition of TPB. These four inputs are normally connected to the N-lines (N0-N2) and \overline{MRD} output of the CDP1800-series microprocessor. (Table 2)

BUS 0 - BUS 7 (Outputs):

Three-state data bus outputs which provide the ASCII and HEX codes of the detected keys. The outputs are normally connected to the BUS 0 - BUS 7 terminals of the CDP1800-series microprocessor.

DA (Output):

The data available output flag which is set low when a valid key closure is detected. It is reset high by the low-to-high transition of TPB when data is read from the CDP1871A. This output is normally connected to a flag input ($\overline{\text{EF1}}$ - $\overline{\text{EF4}}$) of the CDP1800-series microprocessor.

TPB (Input):

The input clock used to drive the scan generator and reset the status flag (\overline{DA}) . This input is normally connected to the TPB output of the CDP1800-series microprocessor.

RPT (Output):

The repeat output flag which is used to indicate that a key is still closed after data has been read from the CDP1871A $(\overline{DA} = \text{high})$. It remains low as long as the key is closed and is used for an autorepeat function, under CPU control. This output is normally connected to a flag input $(\overline{EF1} - \overline{EF4})$ of the CDP1800-series microprocessor.

DEBOUNCE (Input):

This input is connected to the junction of an external resistor to V_{DD} and capacitor to V_{SS} . It provides a debounce time delay (t \cong RC) after the release of a key. If a debounce is not desired, the external pull-up resistor is still required.

ALPHA, SHIFT, CONTROL (Inputs):

A high on the SHIFT or CONTROL inputs will be internally latched (after the debounce time) and the drive and sense line decoding will be modified as shown in Table 3. They are normally connected to the keyboard, but produce no code by themselves. The SHIFT and CONTROL inputs have internal pull-down resistors to simplify use with momentary contact switches. The ALPHA input is not latched and is designed for a standard SPDT switch to provide an alpha-lock function. When ALPHA = 1 the drive and sense line decoding will be modified as shown in Table 3.

V_{DD} , V_{SS} :

 V_{DD} is the positive supply voltage input. V_{SS} is the most negative supply voltage terminal and is normal connected to ground. All outputs swing from V_{SS} to V_{DD} . The recommended input voltage swing is from V_{SS} to V_{DD} .

TABLE 1. SWITCH INPUT FUNCTIONS

CONTROL	SHIFT	ALPHA	KEY FUNCTION
0	0	0	Normal
1	Х	Х	Control
0	1	Х	Shift
0	0	1	Alpha

NOTE: X = Don't Care

TABLE 2. VALID N-LINE CONNECTIONS

		CDP1871	A SIGNAL		CPU INPUT
CPU	CS4	CS3	INSTRUCTION		
CDP1800- Series Signal	MRD	N2	N0	N1	INP5
	MRD	N0	N1	N2	INP3
	MRD	N2	N1	N0	INP6

TABLE 3. DRIVE AND SENSE LINE KEYBOARD CONNECTIONS (NOTE 2)

SENSE									DRIV	E LINE	s						
LINES	D	1)2	I	03) ₄	[) ₅) ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁
S ₁	SP	0	(8	t	@	Н	Н	Р	Р	Х	Х	Space	80 ₁	88 ₁₆	90 ₁₆	98 ₁₆
	0		8		@	NUL	h	BS	р	DLE	х	CA N		6			
S ₂	!	1)	9	Α	А	ı	ı	Q	Q	Υ	Υ		81 ₁	89 ₁₆	91 ₁₆	99 ₁₆
	1		9		а	SOH	i	НТ	q	DC1	у	EM		6			
S ₃	"	2	*		В	В	J	J	R	R	Z	Z	Line	82 ₁	8A ₁₆	92 ₁₆	9A ₁₆
	2		:		b	STX	j	LF	r	DC2	Z	SU B	Feed	6			
S ₄	#	3	+	;	С	С	K	К	S	S	{	[Escape	83 ₁	8B ₁₆	93 ₁₆	9B ₁₆
	3		;		С	ETX	k	VT	S	DC3	[ES C		6			
S ₅	\$	4	<	,	D	D	L	L	Т	Т		١		84 ₁	8C ₁₆	94 ₁₆	9C ₁₆
	4		,		d	EOT	I	FF	t	DC4	\	FS					
S ₆	%	5	=	-	Е	Е	М	М	U	U	}]	Carriage Return	85 ₁	8D ₁₆	95 ₁₆	9D ₁₆
	5		-		е	ENQ	m	CR	u	NA K]	GS	Return	6			
S ₇	&	6	>		F	F	N	N	V	٧	~	1		86 ₁	8E ₁₆	96 ₁₆	9E ₁₆
	6				f	ACK	n	so	V	SY N	1	RS		6			
S ₈	ť	7	?	/	G	G	0	0	W	W	Del	-	Delete	87 ₁	8F ₁₆	97 ₁₆	9F ₁₆
	7		/		g	BEL	0	SI	W	ЕТВ	-	US		6			

KEY:	SHIFT (Note 1)	ALPHA (Note 1)
	NORMAL	CONTROL (Note 1)

NOTES:

- 1. CONTROL overrides SHIFT and ALPHA = No Response
- $2. \ \ Showing \ ASCII \ outputs \ for \ all \ combinations \ with \ and \ without \ SHIFT, \ ALPHA \ LOCK \ and \ CONTROL.$
- 3. Drive lines 8, 9, 10 and 11 generate non-ASCII hex values which can be used for special codes.

TABLE 4. HEXIDECIMAL VALUES OF ASCII CHARACTERS **b7** 0 0 1 1 0 0 1 b6 -1 **BITS** 0 0 b5 → 1 1 0 0 1 **HEX** b3 b2 2 5 7 b4 b1 0 0 NUL DLE р 0 0 0 1 1 SOH DC1 ! 1 Α Q q 0 2 DC2 2 В R 0 O 1 STX b r 0 3 DC3 3 С S 0 1 1 FTX # С s 0 0 4 EOT DC4 4 D Т d 0 1 \$ t U 0 1 1 5 **ENQ** NAK Ε e F 0 1 1 0 6 ACK SYN & 6 ٧ 7 7 BEL G W 1 1 1 **ETB** g LSD 0 0 0 8 BS CAN (8 Н Х h Х 1 0 0 1 9 HT ΕM q ı Υ) У 0 1 0 Α LF SUB J Ζ 1 7 1 0 1 1 В VT **ESC** Κ ſ k { С ١ 1 1 0 0 FF FS L 0 D CR GS 1 1 1 M] m } \uparrow 1 1 1 0 Е SO RS Ν n

Operation

The CDP1871A is made up of two major sections: the counter/scan-selection logic and the control logic (Figure 2). The counter and scan-selection logic scans the keyboard array using the drive lines (D1-D11) and the sense lines (S1-S8). The outputs of the internal 5-stage scancounter are conditionally encoded by the ALPHA, SHIFT, and CONTROL inputs (Table 1, Table 3) and are used to drive the D1-D11 output lines high one at a time. Each D1-D11 output may drive up to eight keys, which are sampled by the sense line inputs (S1-S8). The S1-S8 inputs are enabled by the internal 3-stage scancounter.

F

SI

US

The control logic interfaces with the CDP1800-series I/O and timing signals to establish timing and status conditions for the CDP1871A.

The TPB input clocks the scancounters and is also used to reset the Data Available output (\overline{DA}) . When a valid keydown condition is detected on a sense line, the control logic inhibits the clock to the scancounters on the next low-to-high transition of TPB and the \overline{DA} output is set low. The scancounter

outputs (C1 - C8) represent the ASCII and HEX key codes and are used to drive the BUS 0 - BUS 7 outputs, which interface directly to the CDP1800-Series data bus. The BUS 0 - BUS 7 outputs, which are normally three-stated, are enabled by decoding the CS inputs during a CPU input instruction (Table 2). The low-to-high transition of TPB during the input instruction resets the $\overline{\rm DA}$ output high. Once the $\overline{\rm DA}$ output has been reset, it cannot go low again until the present key is released and a new keydown condition is detected. (This prevents unwanted repeated keycode outputs which may be caused by fast software routines).

0

DEL

After the depressed key is released and the debounce delay (determined by RX, CX) has occurred, the scan clock inhibit is removed, allowing the scancounters to advance on the following high-to-low transitions of TPB. This provides an N-key lockout feature, which prevents the entry of erroneous codes when two or more keys are pressed simultaneously. The first key pressed in the scanning order is recognized, while all other keys pressed are ignored until the first key is released

and read by the CPU, at which time the next key pressed in the scanning order is detected. If the first key remains closed after the CPU reads the data and resets the \overline{DA} output, on the low-to-high transition of TPB, an auxiliary signal (\overline{RPT}) is generated and is available to the CPU to indicate an autorepeat condition. The \overline{RPT} output is reset high at the end of the debounce delay after the depressed key is released.

The DEBOUNCE input provides a terminal connection for an external user-selected RC circuit to eliminate false detection of a keydown condition caused by keyboard noise. The operation of the DEBOUNCE circuit is shown in Figure 2 (Pin 36). When a valid keydown is detected, the on-chip active-resistor device ($R_{\rm N}$) is enabled and the external capacitor

 (C_X) is discharged, providing a key closure debounce time $\cong R_N C_X$. This discharge is sensed by the Schmitt-trigger inverter, which clocks the \overline{DA} flip-flop (latching the \overline{DA} output low and inhibiting the scan clock). (The \overline{DA} F/F is reset by the low-to-high transition of TPB when the CS inputs are enabled). When a valid key-release is detected RN is disabled and C_X begins to charge through the external resistor (R_X) , providing a key-release debounce time $\cong R_X C_X$. This charge time is again sensed by the Schmitt-trigger inverter, enabling the scan clock to continue on the next high-to-low transitions of TPB, after the current keycode data is read by the CPU.

Dynamic Electrical Specifications At $T_A = -40$ to $+85^{\circ}$ C, $V_{DD} \pm 5\%$, Unless Otherwise Specified

			LIMITS							
			CDP18	871AD, CDP1	871AE	CDP187	CDP1871ACD, CDP1871ACE			
PARAMETER		V _{DD} (V)	MIN	(NOTE 1) TYP	MAX	MIN	(NOTE 1) TYP	MAX	UNITS	
Clock Cycle Time	t _{CC}	5	-	-	-	-	-	-	Note 2	
		10	-	-	-	-	-	-	Note 2	
Clock Pulse Width High	t _{CWH}	5	100	40	-	100	40	-	ns	
		10	50	20	-	-	-	-	ns	
Data Available Valid Delay	t _{DAL}	5	-	260	500	-	260	500	ns	
		10	-	130	250	-	-	-	ns	
Data Available Invalid Delay	t _{DAH}	5	-	70	150	-	70	150	ns	
		10	-	35	75	-	-	-	ns	
Scan Count Delay (Non-Repeat)	t _{CD1}	5	-	850	1900	-	850	1900	ns	
(Non-Repeat)		10	-	425	950	-	-	-	ns	
Data Out Valid Delay	t _{CDV}	5	-	120	250	-	120	250	ns	
		10	-	60	125	-	-	-	ns	
Data Out Hold Time	t _{CDH}	5	-	100	200	-	100	200	ns	
		10	-	50	100	-	-	-	ns	
Repeat Valid Delay	t _{RPL}	5	-	150	400	-	150	400	ns	
		10	-	75	200	-	-	-	ns	
Repeat Invalid Delay	t _{RPH}	5	-	350	700	-	350	700	ns	
		10	-	170	350	-	-	-	ns	


NOTES:

k = 0.9ns per pF

c = Keyboard capacitance (pF)

^{1.} Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .

^{2.} $t_{CC} = t_{CWH} + t_{CWL}$ $t_{CWL} = t_{CD1} + KC$



 $\begin{array}{c} \text{NOTE: } \text{CS} = \overline{\text{CS1}} \bullet \text{CS2} \bullet \text{CS3} \bullet \text{CS4} \\ \overline{\text{CS1}}, \text{CS2}, \text{CS3} = (\text{CPU N-LINES}) \\ \text{CS4} \ (\overline{\text{MRD}}) \text{ is High for CPU Input Instruction} \end{array}$

FIGURE 3. CDP1871A DYNAMIC TIMING DIAGRAM (NON-REPEAT)




FIGURE 4. FIGURE 4. CDP1871A DYNAMIC TIMING DIAGRAM (REPEAT)




FIGURE 5. TYPICAL SYSTEM SOFTWARE FLOWCHART FOR CDP1871A, CDP1871AC

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029