

# CEP4050AL/CEB4050AL





March 1998

## 4

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 55V, 15A,  $R_{DS(ON)}=80m\Omega$  @  $V_{GS}=10V$ .  
 $R_{DS(ON)}=85m\Omega$  @  $V_{GS}=5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-220 & TO-263 package.



### ABSOLUTE MAXIMUM RATINGS ( $T_c=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	55	V
Gate-Source Voltage	$V_{GS}$	$\pm 16$	V
Drain Current-Continuous -Pulsed	$I_D$	15	A
	$I_{DM}$	45	A
Drain-Source Diode Forward Current	$I_S$	15	A
Maximum Power Dissipation @ $T_c=25^{\circ}\text{C}$ Derate above 25°C	$P_D$	50	W
		0.3	W/ $^{\circ}\text{C}$
Operating and Storage Temperature Range	$T_J$ , $T_{STG}$	-65 to 175	$^{\circ}\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W

# CEP4050AL/CEB4050AL

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ C$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$V_{BDSS}$	$V_{GS}=0V, I_D=250\mu A$	55			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=55V, V_{GS}=0V$		25		$\mu A$
Gate-Body Leakage	$I_{GSS}$	$V_{GS}=\pm 16V, V_{DS}=0V$			$\pm 100$	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.5	2	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=5V, I_D=7.5A$		72	85	$m\Omega$
		$V_{GS}=10V, I_D=15A$		58	80	$m\Omega$
On-State Drain Current	$I_{D(ON)}$	$V_{GS}=5V, V_{DS}=10V$	15			A
Forward Transconductance	$g_{FS}$	$V_{DS}=10V, I_D=7.5A$		11		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V$ $f=1.0MHz$		430	600	pF
Output Capacitance	$C_{oss}$			126	200	pF
Reverse Transfer Capacitance	$C_{rss}$			28	50	pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD}=30V,$ $I_D=15A,$ $V_{GS}=5V,$ $R_{GEN}=51\Omega$		8	20	ns
Rise Time	$t_r$			148	250	ns
Turn-Off Delay Time	$t_{D(OFF)}$			32	100	ns
Fall Time	$t_f$			55	150	ns
Total Gate Charge	$Q_g$			14	17	nC
Gate-Source Charge	$Q_{gs}$	$V_{DS}=48V, I_D=15A,$ $V_{GS}=5V$		3		nC
Gate-Drain Charge	$Q_{gd}$			2		nC

# CEP4050AL/CEB4050AL

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}, I_S = 7.5\text{A}$			0.9	1.3

### Notes

- a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEP4050AL/CEB4050AL




**Figure 5.** Gate Threshold Variation with Temperature




4


**Figure 6.** Breakdown Voltage Variation with Temperature




**Figure 7.** Transconductance Variation with Drain Current



**Figure 8.** Body Diode Forward Voltage Variation with Source Current



**Figure 9.** Gate Charge



**Figure 10.** Maximum Safe Operating Area

# CEP4050AL/CEB4050AL

4




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve