

# TOSHIBA

## TC55257CPI/CFI/CSPI/CFTI/CTRI-85L/10L

PRELIMINARY

### SILICON GATE CMOS

### 32,768 WORD x 8 BIT STATIC RAM

#### Description

The TC55257CPI is a 262,144 bit CMOS static random access memory organized as 32,768 words by 8 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 85ns.

When  $\overline{CE}$  is a logical high, the device is placed in a low power standby mode in which the standby current is 2 $\mu$ A at room temperature. The TC55257CPI has two control inputs. Chip enable ( $\overline{CE}$ ) allows for device selection and data retention control, while an output enable input ( $\overline{OE}$ ) provides fast memory access. The TC55257CPI is suitable for use in microprocessor systems where high speed, low power, and battery backup are required. The TC55257CPI is guaranteed over an operating temperature range of -40 ~ 85°C so the TC55257CPI is suitable for use in wide operating temperature systems.

The TC55257CPI is offered in a standard dual-in-line 28-pin plastic package (0.6/0.3 inch width), a small outline plastic package, and a thin small outline plastic package (forward type, reverse type).

#### Features

- Low power dissipation: 27.5mW/MHz (typ.)
- Standby current: 2 $\mu$ A (max.) at Ta = 25°C
- Single 5V power supply
- Access time (max.)

	TC55257CPI/CFI/CSPI/CFTI/CTRI	
	-85L	-10L
Access Time	85ns	100ns
$\overline{CE}$ Access Time	85ns	100ns
$\overline{OE}$ Access Time	45ns	50ns

- Power down feature:  $\overline{CE}$
- Data retention supply voltage: 2.0 ~ 5.5V
- Inputs and outputs TTL compatible
- Wide operating temperature: -40 ~ 85°C
- Package
  - TC55257CPI : DIP28-P-600
  - TC55257CFI : SOP28-P-450
  - TC55257CSPI : DIP28-P-300B
  - TC55257CFTI : TSOP28-P
  - TC55257CTRI : TSOP28-P-A

#### Pin Names

A0 - A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
I/O1 - I/O8	Data Input/Output
V <sub>DD</sub>	Power (+5V)
GND	Ground

#### Pin Connection (Top View)



○ 28 PIN DIP & SOP

○ 28 PIN TSOP



(forward type)

(reverse type)



PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PIN NAME	$\overline{OE}$	A <sub>11</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>13</sub>	R/W	V <sub>DD</sub>	A <sub>14</sub>	A <sub>12</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>
PIN NO.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PIN NAME	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	$\overline{CE}$	A <sub>10</sub>



## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.4	-	$V_{DD} + 0.3$	
$V_{IL}$	Input Low Voltage	-0.3*	-	0.6	
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	

\* -3.0V with a pulse width of 50ns

DC Characteristics ( $T_a = -40 \sim 85^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{LI}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$	-1.0	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$	4.0	-	-	mA	
$I_{DDO1}$	Operating Current	$\overline{CE} = V_{IL}$ $R/W = V_{IH}$ Other Input = $V_{IH}/V_{IL}$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	10	-	mA
			$t_{\text{cycle}} = \text{Min. cycle}$	-	-	70	
$I_{DDO2}$	Operating Current	$\overline{CE} = 0.2\text{V}$ $R/W = V_{DD} - 0.2\text{V}$ Other Input = $V_{DD} - 0.2\text{V}/0.2\text{V}$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	5	-	mA
			$t_{\text{cycle}} = \text{Min. cycle}$	-	-	60	
$I_{DSS1}$	Standby Current	$\overline{CE} = V_{IH}$		-	-	3	mA
$I_{DSS2}$		$\overline{CE} = V_{DD} - 0.2\text{V}$ $V_{DD} = 2.0\text{V} \sim 5.5\text{V}$	$T_a = -40 \sim 85^\circ\text{C}$	-	-	30	$\mu\text{A}$
			$T_a = 25^\circ\text{C}$	-	-	2	$\mu\text{A}$

Capacitance\* ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	10	

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics ( $T_a = -40 - 85^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

## Read Cycle


SYMBOL	PARAMETER	TC55257CPI/CFI/CSPI/CFTI/CTRI				UNIT
		-85L		-10L		
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	85	-	100	-	ns
$t_{ACC}$	Address Access Time	-	85	-	100	
$t_{CO}$	$\overline{CE}$ Access Time	-	85	-	100	
$t_{OE}$	Output Enable to Output in Valid	-	45	-	50	
$t_{COE}$	Chip Enable ( $\overline{CE}$ ) to Output in Low-Z	5	-	5	-	
$t_{OEE}$	Output Enable to Output in Low-Z	0	-	0	-	
$t_{OD}$	Chip Enable ( $\overline{CE}$ ) to Output in High-Z	-	30	-	50	
$t_{ODO}$	Output Enable to Output in High-Z	-	30	-	40	
$t_{OH}$	Output Data Hold Time	10	-	10	-	

## Write Cycle

SYMBOL	PARAMETER	TC55257CPI/CFI/CSPI/CFTI/CTRI				UNIT
		-85L		-10L		
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	85	-	100	-	ns
$t_{WP}$	Write Pulse Width	60	-	70	-	
$t_{CW}$	Chip Selection to End of Write	65	-	90	-	
$t_{AS}$	Address Setup Time	0	-	0	-	
$t_{WR}$	Write Recovery Time	5	-	5	-	
$t_{OOW}$	R/W to Output in High-Z	-	30	-	50	
$t_{OEW}$	R/W to Output in Low-Z	0	-	0	-	
$t_{DS}$	Data Setup Time	40	-	40	-	
$t_{DH}$	Data Hold Time	0	-	0	-	


## AC Test Conditions

Input Pulse Levels	2.6V/0.4V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	1 TTL Gate and $C_L = 100\text{pF}$

Write Cycle 2<sup>(4)</sup> ( $\overline{CE}$  Controlled Write)

## Notes:

1. R/W is high for read cycles.
2. If the  $\overline{CE}$  low transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
3. If the  $\overline{CE}$  high transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
4. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.
5. The I/O may be in the output state during this time; therefore input signals of opposite phase must not be applied.

Write Cycle 2<sup>(4)</sup> ( $\overline{CE}$  Controlled Write)

## Notes:

1. R/W is high for read cycles.
2. If the  $\overline{CE}$  low transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
3. If the  $\overline{CE}$  high transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
4. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.
5. The I/O may be in the output state during this time; therefore input signals of opposite phase must not be applied.


Data Retention Characteristics (Ta = -40 - 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	V
I <sub>DDs2</sub>	Standby Current	V <sub>DH</sub> = 3.0V	-	15*	μA
		V <sub>DH</sub> = 5.5V	-	30	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode	0	-	-	ns
t <sub>R</sub>	Recovery Time	t <sub>RC(1)</sub>	-	-	

Note (1): Read Cycle Time

\*2μA (max.) Ta = 0 - 40°C

$\overline{CE}$  Controlled Data Retention Mode



Note (2): If the V<sub>IH</sub> of  $\overline{CE}$  is 2.4V in operation, I<sub>DDs1</sub> current flows during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.6V.