

December 1995

CGS701AV Commercial Low Skew PLL 1 to 8 CMOS Clock Driver CGS701ATV Industrial Low Skew PLL 1 to 8 CMOS Clock Driver

General Description

CGS701A is an off the shelf clock driver specifically designed for today's high speed designs. It provides low skew outputs which are produced at different frequencies from three fixed input references. The XTALIN input pin is designed to be driven from a 25 MHz-40 MHz crystal oscillator.

The PLL, using a charge pump and an internal loop filter, multiplies this input frequency to create a maximum output frequency of four times the input.

The device includes a TRI-STATE® control pin to disable the outputs. This feature allows for low frequency functional testing and debugging.

Also included, is an EXTSEL pin to allow testing the chip via an external source. The EXTSEL pin, once set to high, causes the External-Clock_MUX to change its input from the output of the VCO and Counter to the external clock signal provided via SKWTST input pin. (continued)

Features

- Guaranteed: 400 ps pin-to-pin skew (t_{OSHL} and t_{OSLH}) on 1X outputs.
- Pentium® and PowerPC™ compatible
- ±300 ps propagation delay
- Output buffer of eight drivers for large fanout
- 25 MHz-160 MHz output frequency range
- Outputs operating at 4X, 2X, 1X of the reference frequency for multifrequency bus applications
- Selectable output frequency
- Internal loop filter to reduce noise and jitter
- Separate analog and digital V_{CC} and ground pins
- Low frequency test mode by disabling the PLL
- Implemented on National's Core CMOS process
- Symmetric output current drive: +30/-30 mA I_{OL}/I_{OH}
 Industrial temperature of -40°C to +85°C
- 28-pin PLCC for optimum skew performance
- = Coverant and Ok walts FSD protection
- Guaranteed 2k volts ESD protection

Connection Diagram

| Variable | Variable

TRI-STATE® is a registered trademark of National Semiconductor Corporation Pentium® is a registered trademark of Intel Corporation. PowerPCTM is a trademark of International Business Machines Corporation.

Pin Description

PLCC Package

FLOO Fackage								
Pin	Name	Description						
1	Vcc	Digital V _{CC}						
2	FBK IN	Feedback Input Pin						
3	CLK4	4X Clock Output						
4	V _{CC}	Digital V _{CC}						
5	XTALIN	Crystal Oscillator Input						
6	GND	Digital Ground						
7	FBK OUT	Feedback Output Pin						
8	V _{CC}	Digital V _{CC}						
9	CLK1_I	1X Clock Output						
10	GND	Digital Ground						
11	CLK1_2	1X Clock Output						
12	TRI-STATE	Output TRI-STATE Control						
13	SKWTST	Skew Testing Pin						
14	CLK1_3	1X Clock Output						
15	GND	Digital Ground						
16	CLK1_4	1X Clock Output						
17	Vcc	Digital V _{CC}						
18	SKWSEL	Skew Test Selector Pin						
19	GNDA	Analog Ground						
20	V _{CCA}	Analog V _{CC}						
21	EXTSEL	External Clock MUX Selector						
22	GND	Digital Ground						
23	CLK1_5	1X Clock Output						
24	V _{CC}	Digital V _{CC}						
25	CLK1_0	1X Clock Output						
26	CLK1SEL	CLK1 Multiplier Selector						
27	GND	Digital Ground						
28	CLK2	2X Clock Output						

©1996 National Semiconductor Corporation

TL/F/11920

RRD-B30M106/Printed in U. S. A.

http://www.national.com




General Description (Continued)

CLK1SEL pin changes the output frequency of the CLK1_0 thru CLK1_5 outputs. During normal operation, when CLK1SEL pin is high, these outputs are at the same frequency as the input crystal oscillator, while CLK2 and CLK4 outputs are at twice and four times the input frequency respectively.

Once CLK1SEL pin is set to a low logic level, the CLK1 outputs will be at twice the input frequency, the same as the CLK2 output, with CLK4 output still being at four times the input frequency.

In addition, another pin is added for increasing the test capability. SKWSEL pin allows testing of the counter's output and skew of the output drivers by bypassing the VCO. In this test mode CLK4 frequency is the same as SKWTST input frequency, while CLK2 is 1/2 and CLK1 frequencies are 1/4 respectively (refer to the Truth Table). In addition CLK1SEL functionality is also true under this test condition.

Block Diagram




Truth Table

Input					Output			
CLK1 SEL	EXT SEL	EXT CLK	SKW SEL	SKW TST	TRI-STATE	CLK4	CLK2	CLK1
*H	L	Х	L	Х	Н	4 x f in	2 x f in	f in
*L	L	Х	L	Х	Н	4 x f in	2 x f in	2 x f in
Х	Н	Л	Х	Х	Н	Л	7	7
Н	L	Х	Н	Л	Н	1 x f tst	½ x f tst	1/ ₄ x f tst
L	L	Х	Н	Л	Н	1 x f tst	½ x f tst	½ x f tst
Х	х	Х	Х	Х	L	Z	Z	Z

^{*}Steady state phase, frequency lock

Typical Application



TL/F/11920-3

Absolute Maximum Ratings (Note A)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Office, Distributors for availability	and specifications.
Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Voltage Diode Current (I _{IK})	
V = -0.5V	-20 mA
$V = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (V _I)	-0.5 V to $V_{CC}+0.5$ V
DC Output Diode Current (IO)	
V = -0.5V	-20~mA
$V = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{CC}}+0.5 \mbox{V}$
DC Output Source	
or Sink Current (I _O)	\pm 60 mA

or Sink Current (I_O) \pm 60 mA DC V $_{CC}$ or Ground Current per Output Pin (I_{CC} or I_{GND}) \pm 60 mA

Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$ Junction Temperature 150°C Power Dissipation

(Static and Dynamic) (Note B) 1400 mW

Recommended Operating Conditions

XTALIN (Pin 5) 5 ns max
All Other Inputs 10 ns max

Typical $\theta_{\rm JA}$ LFM °C/W 0 54 225 45 500 38 900 34

Note A: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

Note B: Power dissipation is calculated using 49°C/W as the thermal coefficient for the PCC package at 225 LFM airflow. The input frequency is assumed at 33 MHz with CLK4 at 132 MHz and CLK2 and CLK1 being at 66 MHz. In addition, the ambient temperature is assumed 70°C.

DC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter		CC = 4.5V-5.9 = 0°C to 70°	Units	Conditions	
		Min	Тур	Max		
V _{IH}	Minimum Input High Level Voltage	2.0			V	
V _{IL}	Maximum Input Low Level Voltage			0.8	V	
V _{OH}	Minimum Output High Level	V _{CC} - 0.1			V	$I_{OUT} = -50 \mu\text{A}$
	Voltage	V _{CC} - 0.6			•	$I_{OH} = -30 \text{ mA}$
V_{OL}	Maximum Output Low Level			0.1	V	$I_{OUT} = 50 \mu\text{A}$
	Voltage			0.6	•	I _{OL} = 30 mA
I _{OHD}	High Level Output Current	-50	-110	-170	mA	$V_{OH} = V_{CC} - 1.0V$
l _{OLD}	Low Level Output Current	50	110	170	mA	V _{OL} = 1.0V
I _{IN}	Leakage Current	-50		50	μΑ	V _{IN} = 0.4V or 4.6V
I _{OZL/H}	Output Leakage Current					
C _{IN}	Input Capacitance			10.0	pF	
Icc	Quiescent digital + analog Current (No Load)		3.0	5.0	mA	$V_{IN} = V_{CC}$, GND
I _{CCT}	I _{CC} per TTL Input			2.5		$V_{IN} = V_{CC} - 2.1, GND$

AC Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Symbol	nbol Parameter				$\begin{split} V_{CC} &= 4.5 \text{V} - 5.5 \text{V} \\ F_{IN} &= 25 \text{ to } 40 \text{ MHz} \\ T &= 0^{\circ}\text{C to } + 70^{\circ}\text{C} \\ C_L &= \text{Circuit 1} \\ R_L &= \text{Circuit 1} \end{split}$			Units	Notes
				Min	Тур	Max			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						2.0	ns	(Note 1, 7)	
		All	0.8V to 2.0V				1.5		
t _{fall}	Output Fall	CLK4 CLK2 CLK1	2.6V to 0.8V V _{CC} - 1.0V to 1 V _{CC} - 1.0V to 1			2.0	ns	(Note 1, 7)	
		All	0.8V to 2.0V				1.5		
t _{SKEW}	Maximum Edge-to- Edge Output Skew + to + Edges + to + Edges + to + Edges		CLK1_CLK1 CLK1_CLK4 CLK2_CLK4			400 1000 1000	ps	(Note 2, 7)	
tLOCK	Time to Lock	the Outp	ut to the Synch Inp	out		20	100	μs	
tCYCLE	Output Duty Cycle			CLK1 Outputs CLK2 Output CLK4 Output	49 49 35		51 51 65	%	(Note 3, 7)
J _{LT}	Output Jitter (Long Term)						0.3	ns	(Note 4, 7)
t _{PD}	Propogation Delay from XTALIN to FBKOUT				-0.3		+0.3	ns	(Notes 2, 4, 5, 6, 7)
F _{MIN}	Minimum XTALIN Frequency						15	MHz	
F _{MAX}	Maximum XTALIN Frequency						43	MHz	

Note 1: t_{rise} and t_{fall} parameters are measured at the pin of the device.

Note 2: Skew is measured at 50% of V_{CC} for CLK1 and CLK2 while it is being measured at 1.4V for CLK4. Limits are guaranteed by design.

Note 3: Output duty cycle is measured at V_{DD}/2 for CLK1 and CLK2 while it is being measured at 1.4V for CLK4. Limits are guaranteed by design.


Note 4: Jitter parameter is characterized and is guaranteed by design only. It measures the uncertainty of either the positive or the negative edge over 1000 cycles. It is also measured at output levels of V_{CC}/2. Refer to Figure 3 for further explanation.

Note 5: Measured from the ref. input to any output pin. The length of the feedback and XTALIN traces will impact this delay time.


Note 6: This parameter includes pin-to-pin skew, longterm jitter over 1000 cycles, part-to-part variation as well as propagation delay thru the device.

Note 7: The GNDA pins of the 701 must be as free of noise as possible for minimum jitter. Separate analog ground plane is recommended for the PCB.


Also the V_{CCA} pin requires extra filtering to further reduce noise. Ferrite beads for filtering and bypass capacitors are suggested for the V_{CCA} pin.



AC Electrical Characteristics (Continued)



TL/F/11920-5



TL/F/11920-6

 $\label{eq:Jitter} \mbox{Jitter} = \left|\mbox{Period(n)} - \mbox{Period(n+1)}\right| = 300 \mbox{ ps for either the rising or falling edge, where n is 1 to 1000 cycles.}$

FIGURE 3. Jitter

APPLICATION REFERENCES AND BIBLIOGRAPHY:

Information relating to EMI, external feedback and general application issues are in the following application notes:


AN-968

AN-988 (EMI Application Note)

AN-640


AN-991

Application Example: Cascading CGS701A





Application Example: External Feedback Option for the CGS701A

Any one of the 1X output clocks, (CLK1_0-CLK1_5), on the CGS701A can be used instead of the FBK OUT pin. When used in this configuration, pin 7 is a no connect and the 1X outputs can no longer be used in the 2X mode.




TL/F/11920-15





Physical Dimensions inches (millimeters) unless otherwise noted



28-Lead Molded Plastic Leaded Chip Carrier Order Number CGS701AV or CGS701ATV NS Package Number V28A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959

Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 78 38 Italiano Tel: +49 (0) 180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2308 Fax: 81-043-299-2408