September 1995

National Semiconductor

# **CGS702V** Commercial Low Skew PLL 1 to 9 CMOS Clock Driver with Improved EMI

## **General Description**

The CGS702 is an off-the-shelf clock driver specifically designed for today's high speed processors. It provides low skew outputs which are produced at different frequencies from three fixed input references. The CGS702 is a reduced EMI version of the CGS700. The XTALIN input pin is designed to be driven from three distinct crystal oscillators running at 25 MHz, 33 MHz or 40 MHz.


The PLL, using a charge pump and an internal loop filter, multiplies this input frequency to create a maximum output frequency of four times the input.

The device includes a TRI-STATE® control pin to disable the outputs while the PLL is still in lock. This function allows testing the board without having to wait to acquire the lock once the testing is complete. (Continued)

### Features

Reduced EMI compared to CGS700 (refer to EMI characteristics)

- Guaranteed and tested: 500 ps pin-to-pin skew (T<sub>OSHL</sub> and TOSLH) on 1x outputs
- Pentium<sup>™</sup> and PowerPC<sup>™</sup> compatible
- Output buffer of nine drivers for large fanout
- 25 MHz-160 MHz output frequency range
- Outputs operating at 4x, 2x, 1x of the reference frequency for multi-frequency bus applications
- Selectable output frequency
- Internal loop filter to reduce noise and iitter
- Separate Analog and digital V<sub>CC</sub> and Ground pins
- Low frequency test mode by disabling the PLL
- Implemented on National's Core CMOS process
- Symmetric output current drive:
- +30 mA/-30 mA loc/loh
- 28-pin PCC for optimum skew performance
- Guaranteed 2 kV ESD protection



Pin	Name	Description
1	V <sub>CC</sub>	Digital V <sub>CC</sub>
2	SKWSEL	Skew Test Selector Pin
3	CLK4	4x Clock Output
4	V <sub>CC</sub>	Digital V <sub>CC</sub>
5	XTALIN	Crystal Oscillator Input
6	GND	Digital Ground
7	CLK1_0	1x Clock Output
8	V <sub>CC</sub>	Digital V <sub>CC</sub>
9	CLK1_1	1x Clock Output
10	GND	Digital Ground
11	CLK1_2	1x Clock Output
12	TRI-STATE	Output TRI-STATE Control
13	SKWTST	Skew Testing Pin
14	CLK1_3	1x Clock Output
15	GND	Digital Ground
16	CLK1_4	1x Clock Output
17	V <sub>CC</sub>	Digital V <sub>CC</sub>
18	EXTCLK	External Test Clock
19	GNDA	Analog Ground
20	V <sub>CCA</sub>	Analog V <sub>CC</sub>
21	EXTSEL	External Clock MUX Selecto
22	GND	Digital Ground
23	CLK1_5	1x Clock Output
24	V <sub>CC</sub>	Digital V <sub>CC</sub>
25	CLK1_6	1x Clock Output
26	CLK1SEL	CLK1 Multiplier Selector
27	GND	Digital Ground
28	CLK2	2x Clock Output

© 1995 National Semiconductor Corporation TL/F/12386 RRD-B30M105/Printed in U. S. A.

CGS702V Commercial Low Skew PLL 1 to 9 CMOS Clock Driver with Improved

E



**Pin Description** 


### General Description (Continued)

Also included, are two EXTSEL and EXTCLK pins to allow testing the chip via an external source. The EXTSEL pin, once set to high, causes the External-Clock\_Mux to change its input from the output of the VCO and Counter to the external clock signal provided via EXTCLK input pin. CLK1SEL pin changes the output frequency of the CLK1\_\_\_\_\_0,6 outputs. During normal operation, when CLK1SEL pin is high, these outputs are at the same frequency as the input crystal oscillator, while CLK2 and CLK4 outputs are at twice and four times the input frequency respectively.

Once CLK1SEL pin is set to a low logic level, the CLK1 outputs will be at twice the input frequency, the same as the CLK2 output, with CLK4 output still being at four times the input frequency.

In addition two other pins are added for increasing the test capability. SKWSEL and SKWTST pins allow testing of the counter's output and skew of the output drivers by bypassing the VCO. In this test mode CLK4 frequency is the same as SKWTST input frequency, while CLK2 is  $\frac{1}{2}$  and CLK1 frequencies are  $\frac{1}{4}$  respectively (refer to the truth table). In addition CLK1SEL functionality is also true under this test condition.

# **Block Diagram**




# Truth Table

Input						Output			
CLK1 SEL	EXT SEL	EXT CLK	SKW SEL	SKW TST	TRI- STATE	CLK4	CLK2	CLK1	
H*	L	Х	L	Х	н	4x f <sub>IN</sub>	2x f <sub>IN</sub>	f <sub>IN</sub>	
L*	L	х	L	х	н	4x f <sub>IN</sub>	2x f <sub>IN</sub>	2x f <sub>IN</sub>	
Х	н	Л	X	х	н	Л	Л	Л	
н	L	х	н	л	н	1x f <sub>TST</sub>	1∕₂x f <sub>TST</sub>	1∕₄x f <sub>TST</sub>	
L	L	х	н	Л	н	1x f <sub>TST</sub>	1∕₂x f <sub>TST</sub>	1∕₂x f <sub>TST</sub>	
х	x	х	X	х	L	Z	Z	Z	

\*Steady state phase, frequency lock.

# **Typical Application**



TL/F/12386-3

### Absolute Maximum Ratings (Note 1)

DC Input Voltage Diode Current (IIK)

V = -0.5V

 $V = V_{CC} + 0.5V$ 

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V<sub>CC</sub>) -0.5V to 7.0V

Note 2: Power dissipation is calculated using 49°/W as the thermal coefficient for the PCC package at 225 LFM airflow. The input frequency is assumed at 33 MHz with CLK4 at 132 MHz and CLK2 and CLK1's being at 66 MHz. In addition the ambient temperature is assumed 70° with power supply at 5.0V.

### **Recommended Operating** Conditions

			0011411011	0			
DC Input Voltage (VI)	-0.5V to V <sub>CC</sub>	+ 0.5V	Supply Voltage (	V <sub>CC</sub> )		4.5V to 5.5V	/
DC Output Diode Current (I <sub>O</sub> )			Input Voltage (VI	)		0V to V <sub>CC</sub>	;
V = -0.5V		-20 mA	Output Voltage (	V_)		0V to V <sub>CC</sub>	
$V = V_{CC} + 0.5V$	+	⊦20 mA		0,		25 MHz-40 MHz	
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub>	+ 0.5V	Input Crystal Fre				
DC Output Source	00		Operating Temp	erature (T <sub>A</sub> )		0°C to +70°C	;
or Sink Current (I <sub>O</sub> )	ł	±60 mA	External Clock F	requency (E)	XTCLK Pin)	1 MHz-10 MHz	2
DC V <sub>CC</sub> or Ground Current		XTALIN Duty Cy	25/75 (75/25)%	,			
per Output Pin (I <sub>CO</sub> or I <sub>GND</sub> )	±60 mA	Input Rise and Fall Times (0.8V to 2.0V)					
Storage Temperature (T <sub>STG</sub> )	-65°C to -	+150°C	Crystal Input			5 ns max	
Junction Temperature		150°C	All Other Input	s		10 ns max	•
Power Dissipation (Static and Dyna	mia) (Nata 2) 1/	100 mW	Typical $\theta_{JA}$	LFM	°C/W		
	, , ,			0	54		
Note 1: The Absolute Maximum Ratings are safety of the device cannot be qua				225	45		
be operated at these limits. The				500	38		
DC and AC Electrical Characterist							
the Absolute Maximum Ratings.	The Recommended	Operating		900	34		
Conditions will define the condition	is for actual device ope	eration.					

# **DC Electrical Characteristics**


over recommended operating free air temperature range. All typical values are measured at  $V_{CC}$  = 5V,  $T_A$  = 25°C

-20 mA

+20 mA

Symbol	Parameter	Conditions	v <sub>cc</sub>	$V_{CC} = 4.5V \text{ to } 5.5V$ T = 0°C to 70°C			Units
				Min	Тур	Typ Max	
V <sub>IH</sub>	Minimum Input High Level Voltage		4.5 5.5	2.0 2.0			v
V <sub>IL</sub>	Maximum Input Low Level Voltage		4.5 5.5			0.8 0.8	v
V <sub>OH</sub>	Minimum Output High Level Voltage	$I_{OH} = -50 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4		v
		$I_{OH} = -30 \text{ mA}$	4.5 5.5	$\begin{array}{c} V_{CC}-0.6\\ V_{CC}-0.6\end{array}$			v
01	Maximum Output Low Level Voltage	I <sub>OL</sub> = 50 μA	4.5 5.5			0.1 0.1	v
		$I_{OL} = 30 \text{ mA}$	4.5 5.5			0.6 0.6	v
I <sub>OH</sub>	High Level Output Current	$V_{OH} = V_{CC} - 1.0V$	4.5	50	110	170	mA
I <sub>OL</sub>	Low Level Output Current	$V_{OL} = 1.0V$	4.5	50	110	170	mA
I <sub>IN</sub>	Leakage Current	$V_{IN} = 0.4V \text{ or } 4.6V$	4.5 5.5	-50		50.0	μA
I <sub>OZL/H</sub>	Output Leakage Current	$V_{IN} = GND$ $V_{OUT} = V_{CC} \text{ or } GND$	5.5	-5.0		+ 5.0	μA
C <sub>IN</sub>	Input Capacitance		4.5 5.0			10.0	pF
ICC	Quiescent Analog + Digital Current (No Load)	$V_{IN} = V_{CC} \text{ or } GND$	5.5		3	5.0	
ICCT	I <sub>CC</sub> per TTL Input	$V_{IN} = V_{CC} - 2.1 \text{ or GND}$	5.5			2.5	mA

Symbol	Parameter				f <sub>IN</sub> = 2 T = C <sub>L</sub> =	$\label{eq:VCC} \begin{array}{l} V_{CC} = 4.5 V \mbox{ to } 5.5 V \\ f_{IN} = 25 \mbox{ MHz to } 40 \mbox{ MHz} \\ T = 0^{\circ} C \mbox{ to } 70^{\circ} C \\ C_L = Circuit \mbox{ 1 and } 2 \\ R_L = Circuit \mbox{ 1 and } 2 \end{array}$			Notes
t <sub>RISE</sub>			1		Min	Тур	Тур Мах		
	Output Rise	CLK4 CLK2 CLK1	$\begin{array}{l} \text{0.8V to 2.6V} \\ \text{1.0V to V}_{\text{CC}} - \text{1.0V} \\ \text{1.0V to V}_{\text{CC}} - \text{1.0V} \end{array}$				2.0	ns	(Note 1)
<sup>t</sup> FALL	Output Fall	CLK4 CLK2 CLK1	2.6V to 0.8V $V_{CC} - 1.0V$ to 1.0V $V_{CC} - 1.0V$ to 1.0V				2.0	ns	(Note 1)
t <sub>SKEW</sub>	Maximum Edge-to-Edge Output Skew	+ t	o + Edges o + Edges o + Edges	CLK1_CLK1 CLK1_CLK4 CLK2_CLK4			500 1000 1500	ps	(Note 2)
t <sub>LOCK</sub>	Time to Lock the (	Output to the	e XTALIN Inpu			100	μs		
<sup>t</sup> CYCLE	Output Duty Cycle	9	CLK1 Outputs CLK2 Output CLK4 Output				51 51 65	%	(Note 3)
J <sub>LT</sub>	Output Jitter (Long	g Term)					300	ps	(Notes 4, 5
JCC	Output Jitter	CLK1			-75		+75	ps	(Notes 4, 5
	(Cycle to Cycle)	CLK2				±250		ps	(Notes 4, 5
		CLK4				±250		ps	(Notes 4, 5
F <sub>MIN</sub>	Minimum XTALIN	Frequency					15	MHz	
Note 2: Ske Note 3: Out Note 4: Jitte It is also me Also the V <sub>C</sub> Note 6: Cyc	SE and t <sub>FALL</sub> parameters aw is measured at 50% o tput duty cycle is measure ar parameter is characteriz assured at output levels of a GNDA pins of the 702 r <sub>KCA</sub> pin requires extra filte cle to Cycle Jitter is meas cle to Cycle Jitter for CLK	of $V_{CC}$ for CLK1 ed at $V_{DD}/2$ fo zed and is guar of $V_{CC}/2$ . References must be as free ring to further r sured at $V_{CC/2}$ .	and CLK2. While r CLK1 and CLK2 anteed by design or to <i>Figure 2</i> for f o of noise as poss reduce noise. Fer	<ul> <li>it is measured at 1.</li> <li>While it is measure only. It measures the urther explanation.</li> <li>ible for minimum jitte rite beads for filtering</li> </ul>	d at 1.4V for uncertainty o r. Separate a	f either the po nalog ground	plane is rec	commended	for the PCB.
CGS702 CLK o	Z <sub>0</sub> = 75Ω,		V <sub>CC</sub> 150.0 50.0 GND GND TL/F/12	20 pF	CGS702 CLK out	50.0 Sincuit 2. T	50Ω	5Ω, 8 INCHE	10 
	Circuit 1. Test Circu	it for CLK1	and CLK2						



## **EMI Characteristics and Measurements for CGS702**


#### MEASURING THE SPECTRAL CONTENT OF A LOGIC IC


In order to analyze the frequency, or spectral content of logic ICs, two measurement techniques have been developed. One method, *The Radiated Measurement Method*, is based on the system-level FCC certification test methodology, FCC Open Site Test (OST) 55. The radiated method utilizes a multilayer PCB with the IC-under-test is mounted on a grounded, adjustable table placed 3 meters from an antenna mast (see *Figure 3*). The IC's input is stimulated by a known periodic waveform and its output drives a typical PCB microstrip. The 75 $\Omega$  microstrip is properly terminated to prevent reflections from affecting the IC's spectral content results.

The FCC certification test method is an *open field* measurement procedure. Therefore, the spectral content of the device-under-test (in this case, an IC) cannot be detected below the ambient level of radiation. The test-site is permanent and the average ambient noise level remains relatively constant.


The CGS700 and CGS702 were tested for EMI using the above method. A comparison of the EMI results in the form of spectral content is shown in *Figures 4* and *5*.


For more details on EMI, see Application Note AN-831.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.