

CH7009A

Chrontel CH7009 DVI / TV Output Device

Features

CHRONTEL


- DVI Transmitter up to 165MHz
- DVI low jitter PLL
- DVI hot plug detection
- TV output supporting up to 1024x768 graphics resolutions
- MacrovisionTM 7.X copy protection support
- Programmable digital interface supports RGB and YCrCb
- TrueScaleTM rendering engine supports underscan in all TV output resolutions
- Enhanced text sharpness and adaptive flicker removal with up to 7 lines of filtering
- Support for all NTSC and PAL formats
- Provides CVBS, S-Video and SCART (RGB) outputs
- TV connection detect
- Programmable power management
- 10-bit video DAC outputs
- Fully programmable through I²C port
- Complete Windows and DOS driver support
- Low voltage interface support to graphics device
- Offered in a 64-pin LQFP package

General Description

The CH7009 is a Display controller device which accepts a digital graphics input signal, and encodes and transmits data through a DVI TMDSTM link (DFP can also be supported) or TV output (analog composite, s-video or RGB). The device accepts data over one 12-bit wide variable voltage data port which supports five different data formats including RGB and YCrCb.

The DVI processor includes a low jitter PLL for generation of the high frequency serialize clock, and all circuitry required to encode, serialize and transmit data. The CH7009 comes in versions able to drive a DVI display at a pixel rate of up to 165MHz, supporting UXGA resolution displays. No scaling of input data is performed on the data output to the DVI device.

The TV-Out processor will perform non-interlace to interlace conversion with scaling and flicker filters, and encode the data into any of the NTSC or PAL video standards. The scaling and flicker filter is adaptive and programmable to enable superior text display. Eight graphics resolutions are supported up to 1024 by 768 with full vertical and horizontal underscan capability in all modes. A high accuracy low jitter phase locked loop is integrated to create outstanding video quality. Support is provided for MacrovisionTM and RGB bypass mode which enables driving a VGA CRT with the input data.





Pin Descriptions

Package Diagram




Figure 2: 64-Pin LQFP

Table 1: Pin Description

64-Pin LQFP	# Pins	Туре	Symbol	Description
2	1	In	DE	Data Enable
				This pin accepts a data enable signal which is high when active video data is input to the device, and low all other times. The levels are 0 to DVDDV, and the VREF signal is used as the threshold level. This input is used by the DVI links. The TV-Out function uses H and V sync signals as reference to active video.
3	1	In	VREF	Reference Voltage Input
				The VREF pin inputs a reference voltage of DVDDV / 2. The signal is derived externally through a resistor divider and decoupling capacitor, and will be used as a reference level for data, sync, data enable and clock inputs.
4	1	In/Out	Н	Horizontal Sync Input / Output
				When the SYO bit is low, this pin accepts a horizontal sync input for use with the input data. The amplitude will be 0 to DVDDV, and the VREF signal is used as the threshold level.
				When the SYO bit is high, the device will output a horizontal sync pulse, 64 pixels wide. The output is driven from the DVDD. This output is only for use with the TV-Out function.
5	1	In/Out	V	Vertical Sync Input / Output
				When the SYO bit is low, this pin accepts a vertical sync input for use with the input data. The amplitude will be 0 to DVDDV, and the VREF signal is used as the threshold level.
-				When the SYO bit is high, the device will output a vertical sync pulse one line wide. The output is driven from the DVDD supply. This output is only for use with the TV-Out function.
7	2	In/Out	GPIO[1] /	General Purpose Input - Output[1] /
			TLDET*	DVI Link Detect Output (internal pull-up)
				This pin provides a general purpose I/O controlled via the IIC bus. The internal pull-up will be to the DVDD supply.
				When the GPIO[1] pin is configured as an input, this pin can be used to output the DVI link detect signal (pulls low when a termination change has been detected on the HPDET input). This is an open drain output. The output is released through IIC control.
8	2	In/Out	GPIO[0]	General Purpose Input - Output[0] (internal pull-up)
				This pin provides a general purpose I/O controlled via the IIC bus. This allows an external switch to be used to select NTSC or PAL at power-up. The internal pull-up will be to the DVDD supply.
9	1	In	HPDET	Hot Plug Detect (internal pull-down)
				This input pin determines whether the DVI link is connected to a DVI monitor. When terminated, the monitor is required to apply a voltage greater than 2.4 volts. Changes on the status of this pin will be relayed to the graphics controller via the P- OUT/TLDET* or GPIO[1]/TLDET* pin pulling low.
10	1	In	AS	Address Select (Internal pull-up)
12			DEGET	This pin determines the IIC address of the device $(1,1,1,0,1,AS^*,AS)$.
13	1	In	RESET*	Reset * Input (Internal pull-up)
				When this pin is low, the device is held in the power-on reset condition. When this pin is high, reset is controlled through the IIC register.

Table 1: Pin Description

64-Pin LQFP	# Pins	Туре	Symbol	Description
14	1	In/Out	SD	Serial Data Input / Output
				This pin functions as the serial data pin of the IIC interface port, and uses the DVDD supply.
15	1	In	SC	Serial Clock Input
				This pin functions as the clock pin of the IIC interface port, and uses the DVDD supply.
19	1	In	VSWING	TMDS TM Link Swing Control
				This pin sets the swing level of the DVI outputs. A 2.4K ohm resistor should be connected between this pin and TGND using short and wide traces.
22, 21	2	Out	TDC0,	TMDS TM Data Channel 0 Outputs
			TDC0*	These pins provide the DVI differential outputs for data channel 0 (blue).
25, 24	2	Out	TDC1,	TMDS TM Data Channel 1 Outputs
			TDC1*	These pins provide the DVI differential outputs for data channel 1 (green).
28, 27	2	Out	TDC2,	TMDS TM Data Channel 2 Outputs
			TDC2*	These pins provide the DVI differential outputs for data channel 2 (red).
30, 31	2	Out	TLC,	TMDS TM Link Clock Outputs
			TLC*	These pins provide the differential clock output for the DVI interface corresponding to data on the TDC[0:2] outputs.
35	1	In	ISET	Current Set Resistor Input
				This pin sets the DAC current. A 140 ohm resistor should be connected between this pin and GND (DAC ground) using short and wide traces.
36	1	Out	CVBS	Composite Video
				This pin outputs a composite video signal capable of driving a 75 ohm doubly terminated load.
37	1	Out	Y/G	Luma / Green Output
				This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be s-video luminance or green.
38	1	Out	C/R	Chroma / Red Output
				This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be s-video chrominance or red.
39	1	Out	CVBS/B	Composite Video / Blue Output
				This pin outputs a selectable video signal. The output is designed to drive a 75 ohm doubly terminated load. The output can be selected to be composite video or blue.
42	1	In	XI / FIN	Crystal Input / External Reference Input
				A parallel resonance 14.31818MHz crystal (\pm 20 ppm) should be attached between this pin and XO. However, an external clock can drive the XI/FIN input.
43	1	In	XO	Crystal Output
				A parallel resonance 14.31818MHz crystal (\pm 20 ppm) should be attached between this pin and XI / FIN. However, if an external CMOS clock is attached to XI/FIN, XO should be left open.

Table 1: Pin Description

64-Pin LQFP	# Pins	Туре	Symbol	Description
46	1	Out	P-OUT /	Pixel Clock Output / DVI Link Detect Output
			TLDET*	When the CH7009 is operating as a VGA to TV encoder in master clock mode, this pin provides a pixel clock signal to the VGA controller which is used as a reference frequency. The output is selectable between 1X or 2X of the pixel clock frequency. The output driver is driven from the DVDDV supply. This output has a programmable tri-state. The capacitive loading on this pin should be kept to a minimum. When the CH7009 is operating as a DVI transmitter, this pin
				provides an open drain output which pulls low when a termination change has been detected on the HPDET input. The output is released through IIC control.
47	1	Out	BCO	Buffered Clock Output
				This output pin provides a buffered clock output, driven by the DVDD supply. The output clock can be selected using the BCO register.
48	1	Out	C/H SYNC	Composite / Horizontal Sync Output
				This pin can be selected to output a TV composite sync, TV horizontal sync, or a buffered version of the VGA horizontal sync. The output is driven from the DVDD supply.
50 – 55,	12	In / Out	D[11] - D[0]	Data[11] through Data[0] Inputs
58 - 63				These pins accept the 12 data inputs from a digital video port of a graphics controller. The levels are 0 to DVDDV, and the VREF signal is used as the threshold level.
57, 56	2	In	XCLK,	External Clock Inputs
			XCLK*	These inputs form a differential clock signal input to the CH7009 for use with the H, V, DE and D[11:0] data. If differential clocks are not available, the XCLK* input should be connected to VREF.
				The output clocks from this pad cell are able to have their polarities reversed under the control of the MCP bit.
1, 12, 49	3	Power	DVDD	Digital Supply Voltage (3.3V)
6, 11, 64	3	Power	DGND	Digital Ground
45	1	Power	DVDDV	I/O Supply Voltage (3.3V to 1.1V)
23, 29	2	Power	TVDD	DVI Transmitter Supply Voltage (3.3V)
20, 26, 32	3	Power	TGND	DVI Transmitter Ground
18, 44	2	Power	AVDD	PLL Supply Voltage (3.3V)
16, 17, 41	3	Power	AGND	PLL Ground
33	1	Power	VDD	DAC Supply Voltage (3.3V)
34, 40	2	Power	GND	DAC Ground

Modes of Operation

The CH7009 is capable of being operated as a single DVI output link, or as a VGA to TV encoder. The two modes of operation cannot be used simultaneously. Descriptions of each of the operating modes, with a block diagram of the data flow within the device is shown below.

DVI Output

In DVI Output mode, multiplexed input data, sync and clock signals are input to the CH7009 from the graphics controllers digital output port. Data will be 2X multiplexed, and the clock inputs can be 1X or 2X times the pixel rate. Some examples of modes supported are shown in the table below, and a block diagram of the CH7009 is shown on the following page. For the table below, clock frequencies for given modes were taken from VESA DISPLAY MONITOR TIMING SPECIFICATIONS if they were detailed there, not VESA TIMING DEFINITION FOR FLAT PANEL MONITORS. The device is not dependent upon this set of timing specifications. Any values of pixels/line, lines/frame and clock rate are acceptable, as long as the pixel rate remains below 165MHz. In the block diagram, all blocks are shown. Those blocks which are non-active are shown as shaded. The clock and data paths which are in use are highlighted. Although the block diagram does not show this path as being active, the data input can be selected to be output by the DACs as a VGA type output. For correct DVI operation, the input data format must be selected to be one of the RGB input formats.

	-				
Graphics	Active	Pixel Aspect	Refresh Rate	XCLK	DVI
Resolution	Aspect Ratio	Ratio	(Hz)	Frequency	Frequency
				(MHz)	(MHz)
720x400	4:3	1.35:1.00	<85	<35.5	<355
640x400	8:5	1:1	<85	<31.5	<315
640x480	4:3	1:1	<85	<36	<360
720x480 ¹	4:3	9:8	59.94	27	270
720x576 ¹	4:3	15:12	50	27	270
800x600	4:3	1:1	<85	<57	<570
1024x768	4:3	1:1	<85	<95	<950
1280x720	16:9	1:1	<60	<67	<670
1280x1024	4:3	1:1	<85	<158	<1580
1600x1200	4:3	1:1	<60	<165	<1650
1920x1080	16:9	1:1	< 30 ²	<140	<1400

Table 2: DVI Output

¹ These DVD compatible modes are input in a non-interlaced RGB data format

² 30Hz in progressive scan modes, 60Hz in interlaced modes




Figure 3: DVI Output

TV Output

In TV Output mode, multiplexed input data, sync and clock signals are input to the CH7009 from the graphics controllers digital output port. A P-OUT clock can be output as a frequency reference to the graphics controller, which is recommended to ensure accurate frequency generation. Horizontal and vertical sync signals are normally sent to the CH7009 from the graphics controller, but can be output to the graphics controller as an option. This method should not be used for pixel frequencies above 50 MHz. Data will be 2X multiplexed, and the XCLK clock signal can be 1X or 2X times the pixel rate. The input data will be encoded into the selected video standard, and output from the video DAC's. The modes supported for TV output are shown in the table below, and a block diagram of the CH7009 is shown on the following page. In the block diagram, all blocks are shown. Those blocks which are non-active are shown as shaded. The clock and data paths which are in use are highlighted.

Graphics	Active Aspect	Pixel Aspect	TV Output Stan-	Scaling Ratios
Resolution	Ratio	Ratio	dard	
512x384	4:3	1:1	PAL	5/4, 1/1
512x384	4:3	1:1	NTSC	5/4, 1/1
720x400	4:3	1.35:1.00	PAL	5/4, 1/1
720x400	4:3	1.35:1.00	NTSC	5/4, 1/1
640x400	8:5	1:1	PAL	5/4, 1/1
640x400	8:5	1:1	NTSC	5/4, 1/1, 7/8
640x480	4:3	1:1	PAL	5/4, 1/1, 5/6
640x480	4:3	1:1	NTSC	1/1, 7/8, 5/6
720x480 ¹	4:3	9:8	NTSC	1/1
720x480 ²	4:3	9:8	NTSC	1/1, 7/8, 5/6
720x576 ¹	4:3	15:12	PAL	1/1
720x576 ²	4:3	15:12	PAL	1/1, 5/6, 5/7
800x600	4:3	1:1	PAL	1/1, 5/6, 5/7
800x600	4:3	1:1	NTSC	3/4, 7/10, 5/8
1024x768	4:3	1:1	PAL	5/7, 5/8, 5/9
1024x768	4:3	1:1	NTSC	5/8, 5/9, 1/2

Table 3: TV Output Modes

¹ These DVD modes operate with interlaced input, scan conversion and flicker filter are bypassed

² These DVD modes operate with non-interlaced input, scan conversion is not bypassed




Figure 4: TV Output Modes

Input Interface

Two distinct methods of transferring data to the CH7009 are described. They are:

- Multiplexed data, clock input at 1X pixel rate
- Multiplexed data, clock input at 2X pixel rate

For the multiplexed data, clock at 1X pixel rate the data applied to the CH7009 is latched with both edges of the clock (also referred to as dual-edge transfer mode). For the multiplexed data, clock at 2X pixel rate the data applied to the CH7009 is latched with one edge of the clock. The polarity of the pixel clock can be reversed under IIC control.

Input Clock and Data Timing Diagram

The figure below shows the timing diagram for input data and clocks. The first XCLK/XCLK* waveform represents the input clock for the multiplexed data, clock at 2X pixel rate method. The second XCLK/XCLK* waveform represents the input clock for the multiplexed data, clock at 1X pixel rate method.




Figure 5: Interface Timing

Table 4	4:	Interface	Timing
---------	----	-----------	--------

Symbol	Parameter	Min	Max	Unit
V _{OH}	Output high level of interface signals	DVDDV - 0.2	DVDDV + 0.2	V
V _{OL}	Output Low level of interface signals	-0.2	0.2	V
t1 ¹	D[11:0], H, V & DE to XCLK = XCLK* Delay (setup	TBD		nS
	time)			
t2 ¹	XCLK = XCLK* to D[11:0], H, V & DE Delay (hold time)	TBD		nS
DVDDV	Digital I/O Supply Voltage	1.1 - 5%	3.3 + 5%	V

¹ D[11:0], H, V DE times measured when input equals Vref+100mV on rising edges, Vref-100mV on falling edges.

Input Clock and Data Formats

The 12 data inputs support 5 different multiplexed data formats, each of which can be used with a 1X clock latching data on both clock edges, or a 2X clock latching data with a single edge. The data received by the CH7009 can be used to drive the DVI output, the VGA to TV encoder, or directly drive the DAC's. The multiplexed input data formats are (IDF[2:0]):

- IDF Description
- 0 12-bit multiplexed RGB input (24-bit color), (multiplex scheme 1)
- 1 12-bit multiplexed RGB2 input (24-bit color), (multiplex scheme 2)
- 2 8-bit multiplexed RGB input (16-bit color, 565)
- 3 8-bit multiplexed RGB input (15-bit color, 555)
- 4 8-bit multiplexed YCrCb input (24-bit color), (Y, Cr and Cb are multiplexed)

For multiplexed input data formats, either both transitions of the XCLK/XCLK* clock pair, or each rising or falling edge of the clock pair (depending upon MCP bit, rising refers to a rising edge on the XCLK signal, a falling edge on the XCLK* signal) will latch data from the graphics chip. The multiplexed input data formats are shown in the figures below. The Pixel Data bus represents a 12-bit or 8-bit multiplexed data stream, which contains either RGB or YCrCb formatted data. The input data rate is 2X the pixel rate, and each pair of Pn values (eg; P0a and P0b) will contain a complete pixel encoded as shown in the tables below. It is assumed that the first clock cycle following the leading edge of the incoming horizontal sync signal contains the first word (Pxa) of a pixel, if an active pixel was present immediately following the horizontal sync. This does not mean that active data should immediately follow the horizontal sync, however. When the input is a YCrCb data stream the color-difference data will be transmitted at half the data rate of the luminance data, with the sequence being set as Cb, Y, Cr, Y, where Cb0,Y0,Cr0 refers to co-sited luminance and color-difference samples and the following Y1 byte refers to the next luminance sample, per CCIR-656 standards (the clock frequency is dependent upon the current mode, and is not 27MHz as specified in CCIR-656). All non-active pixels should be 0 in RGB formats, and 16 for Y and 128 for CrCb in YCrCb formats.





Figure 6: Multiplexed Input Data Formats (IDF = 0, 1)

CH7009A





IDF =			()		1			
Format =			12-bit RG	B (12-12)			12-bit RG	B (12-12)	
Pixel #		P0a	P0b	P1a	P1b	P0a	P0b	P1a	P1b
Bus Data	D[11]	G0[3]	R0[7]	G1[3]	R1[7]	G0[4]	R0[7]	G1[4]	R1[7]
	D[10]	G0[2]	R0[6]	G1[2]	R1[6]	G0[3]	R0[6]	G1[3]	R1[6]
	D[9]	G0[1]	R0[5]	G1[1]	R1[5]	G0[2]	R0[5]	G1[2]	R1[5]
	D[8]	G0[0]	R0[4]	G1[0]	R1[4]	B0[7]	R0[4]	B1[7]	R1[4]
	D[7]	B0[7]	R0[3]	B1[7]	R1[3]	B0[6]	R0[3]	B1[6]	R1[3]
	D[6]	B0[6]	R0[2]	B1[6]	R1[2]	B0[5]	G0[7]	B1[5]	G1[7]
	D[5]	B0[5]	R0[1]	B1[5]	R1[1]	B0[4]	G0[6]	B1[4]	G1[6]
	D[4]	B0[4]	R0[0]	B1[4]	R1[0]	B0[3]	G0[5]	B1[3]	G1[5]
	D[3]	B0[3]	G0[7]	B1[3]	G1[7]	G0[0]	R0[2]	G1[0]	R1[2]
	D[2]	B0[2]	G0[6]	B1[2]	G1[6]	B0[2]	R0[1]	B1[2]	R1[1]
	D[1]	B0[1]	G0[5]	B1[1]	G1[5]	B0[1]	R0[0]	B1[1]	R1[0]
	D[0]	B0[0]	G0[4]	B1[0]	G1[4]	B0[0]	G0[1]	B1[0]	G1[1]

Table 5: Multiplexed Input Data Formats (IDF = 0, 1)

Table 6: Multiplexed Input Data Formats (IDF = 2, 3)

IDF =			4	2		3			
Format =			RGB	5-6-5			RGB	5-5-5	
Pixel #		P0a	P0b	P1a	P1b	P0a	P0b	P1a	P1b
Bus Data	D[11]	G0[4]	R0[7]	G1[4]	R1[7]	G0[5]	Х	G1[5]	Х
	D[10]	G0[3]	R0[6]	G1[3]	R1[6]	G0[4]	R0[7]	G1[4]	R1[7]
	D[9]	G0[2]	R0[5]	G1[2]	R1[5]	G0[3]	R0[6]	G1[3]	R1[6]
	D[8]	B0[7]	R0[4]	B1[7]	R1[4]	B0[7]	R0[5]	B1[7]	R1[5]
	D[7]	B0[6]	R0[3]	B1[6]	R1[3]	B0[6]	R0[4]	B1[6]	R1[4]
	D[6]	B0[5]	G0[7]	B1[5]	G1[7]	B0[5]	R0[3]	B1[5]	R1[3]
	D[5]	B0[4]	G0[6]	B1[4]	G1[6]	B0[4]	G0[7]	B1[4]	G1[7]
	D[4]	B0[3]	G0[5]	B1[3]	G1[5]	B0[3]	G0[6]	B1[3]	G1[6]

 Table 7: Multiplexed Input Data Formats (IDF = 4)

IDF =			4							
Format =			YCrCb 8-bit							
Pixel #		P0a	P0b	P1a	P1b	P2a	P2b	P3a	P3b	
Bus Data	D[7]	Cb0[7]	Y0[7]	Cr0[7]	Y1[7]	Cb2[7]	Y2[7]	Cr2[7]	Y3[7]	
	D[6]	Cb0[6]	Y0[6]	Cr0[6]	Y1[6]	Cb2[6]	Y2[6]	Cr2[6]	Y3[6]	
	D[5]	Cb0[5]	Y0[5]	Cr0[5]	Y1[5]	Cb2[5]	Y2[5]	Cr2[5]	Y3[5]	
	D[4]	Cb0[4]	Y0[4]	Cr0[4]	Y1[4]	Cb2[4]	Y2[4]	Cr2[4]	Y3[4]	
	D[3]	Cb0[3]	Y0[3]	Cr0[3]	Y1[3]	Cb2[3]	Y2[3]	Cr2[3]	Y3[3]	
	D[2]	Cb0[2]	Y0[2]	Cr0[2]	Y1[2]	Cb2[2]	Y2[2]	Cr2[2]	Y3[2]	
	D[1]	Cb0[1]	Y0[1]	Cr0[1]	Y1[1]	Cb2[1]	Y2[1]	Cr2[1]	Y3[1]	
	D[0]	Cb0[0]	Y0[0]	Cr0[0]	Y1[0]	Cb2[0]	Y2[0]	Cr2[0]	Y3[0]	

When IDF = 4 (YCrCb mode), the data inputs can also be used to transmit sync information to the device. In this mode, the embedded sync will follow the VIP2 convention, and the first byte of the 'video timing reference code' will be assumed to occur when a Cb sample would occur, if the video stream was continuous. This is shown below:

IDF =			4							
Format =					YCrC	b 8-bit				
Pixel #		P0a	P0b	P1a	P1b	P2a	P2b	P3a	P3b	
Bus Data	Dx[7]	FF	00	00	S[7]	Cb2[7]	Y2[7]	Cr2[7]	Y3[7]	
	Dx[6]	FF	00	00	S[6]	Cb2[6]	Y2[6]	Cr2[6]	Y3[6]	
	Dx[5]	FF	00	00	S[5]	Cb2[5]	Y2[5]	Cr2[5]	Y3[5]	
	Dx[4]	FF	00	00	S[4]	Cb2[4]	Y2[4]	Cr2[4]	Y3[4]	
	Dx[3]	FF	00	00	S[3]	Cb2[3]	Y2[3]	Cr2[3]	Y3[3]	
	Dx[2]	FF	00	00	S[2]	Cb2[2]	Y2[2]	Cr2[2]	Y3[2]	
	Dx[1]	FF	00	00	S[1]	Cb2[1]	Y2[1]	Cr2[1]	Y3[1]	
	Dx[0]	FF	00	00	S[0]	Cb2[0]	Y2[0]	Cr2[0]	Y3[0]	

Table 8: Embedded Sync

In this mode, the S[7..0] byte contains the following data:

S[6]	=	F	=	1 during field 2, 0 during field 1
S[5]	=	V	=	1 during field blanking, 0 elsewhere
S[4]	=	Н	=	1 during EAV (synchronization reference at the end of active video)
				0 during SAV (synchronization reference at the start of active video)

Bits S[7] and S[3..0] are ignored

Hot Plug Detection

The CH7009 has the capability of signaling to the graphics controller when the termination of the DVI outputs has changed. The operation of this circuit is as follows. The HPDET input pin of the CH7009 should be connected to pin 16 of the DVI connector. When a DVI monitor is connected to the DVI connector, this pin will be pulled high (above 2.4 volts). When a DVI monitor is not connected to the DVI connector, the internal pull-down on the HPDET pin will pull low. The CH7009 will detect any transition at the HPDET pin. When the HPIE (Hot Plug Interrupt Enable) bit in IIC register 1Eh is high, the CH7009 will pull low on the P-OUT / TLDET* pin. When the HPIE2 (Hot Plug Interrupt Enable 2) bit in IIC register 20h is high, the CH7009 will pull low on the GPIO[1] / TLDET* pin. This should signal the driver to read the DVIT bit in register 20h to determine the state of the HPDET pin. The P-OUT / TLDET pin will continue to pull low until the driver sets the HPIR (Hot Plug Interrupt Reset) bit in register 1Eh high. The driver should then set the HPIR bit low.

Register Control

The CH7009 is controlled via an IIC control port. The IIC bus uses only the SC clock to latch data into registers, and does not use any internally generated clocks so that the device can be written to in all power down modes. The device retains all register states

The CH7009 contains a total of 37 registers for user control. A listing of non-Macrovision control bits is given below with a brief description of each.

Non-Macrovision Control Registers Map

The non-Macrovision controls are listed below, divided into four sections: general controls, input / output controls, DVI controls, and VGA to TV controls. A register map and register description follows.

GENERAL CONTROLS

ResetIB	Software IIC reset
ResetDB	Software datapath reset
PD[7:0]	Power down controls (DVIP, DVIL, , TVD, DACPD[1:0], Full, Partial)
VID[7:0]	Version ID register
DID[7:0]	Device ID register
TSTP[1:0]	Enable/select test pattern generation (color bar, ramp)

INPUT/OUTPUT CONTROLS

XCM	XCLK 1X, 2X select
XCMD[7:0]	Delay adjust between XCLK and D[11:0]
MCP	XCLK polarity control
PCM	P-OUT 1X, 2X select
POUTP	P-OUT clock polarity
POUTE	P-OUT enable
HPIE, HPIE2	Hot plug detect interrupt enable
HPIR	Hot plug detect interrupt reset
IDF[2:0]	Input data format
IBS	Input buffer select
DES	Decode embedded sync (TV-Out data only)
SYO	H/V sync direction control (for TV-Out modes only)
VSP	V sync polarity control (sync polarity to DVI links is not changed)
HSP	H sync polarity control (sync polarity to DVI links is not changed)
TERM[5:0]	Termination detect/check (DVI Link, DACT3, DACT2, DACT1, DACT0, SENSE)
BCOEN	Enable BCO Output
BCO[2:0]	Select output signal for BCO pin
BCOP	BCO polarity
GPIOL[1:0]	Read or write level for GPIO pins
GOENB[1:0]	Direction control for GPIO pins
SYNCO[1:0]	Enables/selects sync output for Scart and bypass modes
DACG[1:0]	DAC gain control
DACBP	DAC bypass
XOSC[2:0]	Crystal oscillator adjustments

DVI CONTROLS

TPPD[2:0]	DVI PLL phase detector trim
TPCP[1:0]	DVI PLL charge pump trim
TPVT[5:0]	DVI PLL VDD trim
TPVCO[10:0]	DVI PLL VCO trim
TPLPF[3:0]	DVI PLL low pass filter
DVID[3:0]	DVI transmitter drive strength
DVII	DVI output invert
CTL[3:0]	DVI control inputs

TV-OUT CONTROLS

IR[2:0]	Input data resolution (when used for TV-Out)
VOS[1:0]	TV-Out video standard
SR[2:0]	TV-Out scaling ratio
CFF[1:0]	Chroma flicker filter setting
YFFT[1:0]	Luma text enhancement flicker filter setting
YFFNT[1:0]	Luma flicker filter setting (Non-text)
CVBWB	CVBS DAC receives black&white (S-Video luminance) signal
CBW	Chroma video bandwidth
YSV[1:0]	S-Video luma bandwidth
YCV[1:0]	Composite video luma bandwidth
TE[2:0]	Text enhancement (sharpness)
CFRB	Chroma sub-carrier free run (bar) control
M/S*	TV-Out PLL reference input control
SAV [8:0]	Horizontal start of active video (delay from leading edge of H sync to active video)
BLCK[7:0]	TV-Out Black level control
HP[8:0]	TV-Out horizontal position control
VP[8:0]	TV-Out vertical position control
VOF	TV-Out video format (s-video & composite, RGB)
CE[2:0]	TV-Out contrast enhancement
PLLTVM[8:0]	TV-Out PLL M divider
PLLTVN[9:0]	TV-Out PLL N divider
FSCI[32:0]	Sub-carrier generation increment value (when ACIV=0)
CIVEN	Calculated sub-carrier enable (was called ACIV)
CIVC[1:0]	Calculated sub-carrier control (hysteresis,
CIV[25:0]	Calculated sub-carrier increment value read out
CIVPN	Select PAL-N when in a CIV mode
MEM[2:0]	Memory sense amp reference adjust
VBID	Vertical blanking interval defeat
PLLCPI	TV-Out PLL charge pump current control
PLLCAP	TV-Out PLL capacitor control

CHRONTEL I²C Port Operation

The CH7009 contains a standard I²C control port, through which the control registers can be written and read. This port is comprised of a two-wire serial interface, pins SD (bidirectional) and SC, which can be connected directly to the SDB and SCB buses as shown in **Figure 8**.

The Serial Clock line (SC) is input only and is driven by the output buffer of the master device (also shown in **Figure 8**). The CH7009 acts as a slave, and generation of clock signals on the bus is always the responsibility of the master device. When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function. Data on the bus can be transferred up to 400 kbit/s.




Figure 8: Connection of Devices to the Bus

Electrical Characteristics for Bus Devices

The electrical specifications of the bus devices' inputs and outputs and the characteristics of the bus lines connected to them are shown in **Figure 8**. A pull-up resistor (R_p) must be connected to a 3.3V ± 10% supply. The CH7009 is a device with input levels related to DVDD.

Maximum and minimum values of pull-up resistor (R_P)

The value of R_P depends on the following parameters:

- Supply voltage
- Bus capacitance
- Number of devices connected (input current + leakage current = I_{input})

The supply voltage limits the minimum value of resistor R_P due to the specified minimum sink current of 2mA at $VOL_{max} = 0.4$ V for the output stages:

$$R_P >= (V_{DD} - 0.4) / 2 \quad (R_P \text{ in } k\Omega)$$

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of R_P due to the specified rise time. The equation for RP is shown below:

 $R_P \le 10^3/C$ (where: R_P is in k Ω and C, the total capacitance, is in pF)

The maximum HIGH level input current of each input/output connection has a specified maximum value of 10 μ A. Due to the desired noise margin of $0.2V_{DD}$ for the HIGH level, this input current limits the maximum value of R_p. The R_p limit depends on V_{DD} and is shown below:

$$R_P \ll (100 \text{ x V}_{DD})/I_{input}$$
 (where: R_P is in k Ω and I_{input} is in μA)

CHRONTEL Transfer Protocol

Both read and write cycles can be executed in "Alternating" and "Auto-increment" modes. Alternating mode expects a register address prior to each read or write from that location (i.e., transfers alternate between address and data). Auto-increment mode allows you to establish the initial register location, then automatically increments the register address after each subsequent data access (i.e., transfers will be address, data...). A basic serial port transfer protocol is shown in **Figure 9** and described below.




Figure 9: Serial Port Transfer Protocol

- 1. The transfer sequence is initiated when a high-to-low transition of SD occurs while SC is high; this is the "START" condition. Transitions of address and data bits can only occur while SC is low.
- 2. The transfer sequence is terminated when a low-to-high transition of SD occurs while SC is high; this is the "STOP" condition.
- 3. Upon receiving the first START condition, the CH7009 expects a Device Address Byte (DAB) from the master device. The value of the device address is shown in the DAB data format below.
- 4. After the DAB is received, the CH7009 expects a Register Address Byte (RAB) from the master. The format of the RAB is shown in the RAB data format below (note that B7 is not used).

Device Address Byte (DAB)

B7	B6	B5	B4	B3	B2	B1	B0
1	1	1	0	1	0	1	R/W

R/W

Read/Write Indicator

- "0": master device will write to the CH7009 at the register location specified by the address AR[6:0]
- "1": master device will read from the CH7009 at the register location specified by the address AR[6:0].

Register Address Byte (RAB)

B7	B6	B5	B4	B3	B2	B1	B0
1	AR[6]	AR[5]	AR[4]	AR[3]	AR[2]	AR[1]	AR[0]

Transfer Protocols (continued)

AR[6:0] Specifies the Address of the Register to be Accessed.

This register address is loaded into the Address Register of the CH7009. The R/W access, which follows, is directed to the register specified by the content stored in the Address Register.

The following two sections describe the operation of the serial interface for the four combinations of R/W = 0,1 and AutoInc and alternating operation.

CH7009 Write Cycle Protocols (R/W = 0)

Data transfer with acknowledge is required. The acknowledge-related clock pulse is generated by the mastertransmitter. The master-transmitter releases the SD line (HIGH) during the acknowledge clock pulse. The slavereceiver must pull down the SD line, during the acknowledge clock pulse, so that it remains stable LOW during the HIGH period of the clock pulse. The CH7009 always acknowledges for writes (see **Figure 10**). Note that the resultant state on SD is the wired-AND of data outputs from the transmitter and receiver.





Figure 10: Acknowledge on the Bus

Figure 11 shows two consecutive alternating write cycles. The byte of information, following the Register Address Byte (RAB), is the data to be written into the register specified by AR[6:0]. If AutoInc = 0, then another RAB is expected from the master device, followed by another data byte, and so on.




Note: The acknowledge is from the CH7009 (slave).



CH7009A

If AutoInc = 1, then the register address pointer will be incremented automatically and subsequent data bytes will be written into successive registers without providing an RAB between each data byte. An Auto-increment write cycle is shown in **Figure 12**.



Note: The acknowledge is from the CH7009 (slave).

Figure 12: Auto-Increment Write Cycle

During the auto-increment mode transfers, the register address pointer continues to increment for each write cycle until AR[6:0] = 4F. The next byte of information represents a new auto-sequencing "Starting address", which is the address of the register to receive the next byte. The auto-sequencing then resumes based on this new "Starting address". The auto-increment sequence can be terminated any time by either a "STOP" or "RESTART" condition. The write operation can be terminated with a "STOP" condition.

CH7009 Read Cycle Protocols (R/W = 1)

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter CH7009 releases the data line to allow the master to generate the STOP condition or the RESTART condition.

To read the content of the registers, the master device starts by issuing a "START" condition (or a "RESTART" condition). The first byte of data, after the START condition, is a DAB with R/W = 0. The second byte is the RAB with AR[6:0], containing the address of the register that the master device intends to read from in AR[6:0]. The master device should then issue a "RESTART" condition ("RESTART" = "START", without a previous "STOP" condition). The first byte of data, after this RESTART condition, is another DAB with R/W=1, indicating the master's intention to read data hereafter. The master then reads the next byte of data (the content of the register specified in the RAB). For alternating modes, another RESTART condition, followed by another DAB with R/W = 0 and RAB, is expected from the master device. The master device then issues another RESTART, followed by another DAB. After that, the master may read another data byte, and so on. In summary, a RESTART condition, followed by a DAB, must be produced by the master before each of the RAB, and before each of the data read events. Two consecutive alternating read cycles are shown in **Figure 13**.

Transfer Protocols (continued)





Figure 13: Alternating Read Cycle

For auto-increment reads the address register will be incremented automatically and subsequent data bytes can be read from successive registers, without providing a second RAB.





When the auto-increment mode is enabled, the Address Register will continue incrementing for each read cycle. When the content of the Address Register reaches 4Fh, it will wrap around and start from 00h again. The auto increment sequence can be terminated by either a "STOP" or "RESTART" condition. The read operation can be terminated with a "STOP" condition. Figure 14 shows an auto-increment read cycle terminated by a STOP or RESTART condition.

00h

01h

02h

03h

04h

05h

06h

07h

08h

09h

0Ah

0Bh

0Ch

0Dh

0Eh 0Fh

10h

11h

12h

13h

1Ch

1Dh

1Eh

1Fh

20h

21h

22h

31h

32h

33h

35h

36h

37h

48h

49h

4Ah

4Bh

TPPD3

DVID2

TPLPF3

DVIP

VID7

DID7

TPVCO10

TPVCO7

TPPD2

DVID1

TPLPF2

TPVCO9

DVIL

VID6

DID6

TPVCO6

TPPD1

DVID0

TPVT5

TPLPF1

TPVCO8

ΤV

VID5

DID5

TPVCO5

Bit 6 Register Bit 7 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 IR2 IR1 IR0 VOS1 VOS0 SR2 SR1 SR0 VOF0 CFF1 CFF0 YFFT1 YFFT0 YFFNT1 YFFNT0 **CVBWB** VBID CFRB YSV1 YSV0 YCV1 CBW YCV0 SAV8 HP8 VP8 TE2 TE1 TE0 SAV3 SAV7 SAV6 SAV5 SAV4 SAV2 SAV1 SAV0 HP4 HP2 HP0 HP7 HP6 HP5 HP3 HP1 VP6 VP5 VP3 VP2 VP0 VP7 VP4 VP1 BL7 BL6 BL5 BL4 BL3 BL2 BL1 BL0 CE2 CE1 CE0 M8 MEM2 MEM1 MEM0 N9 N8 PLLCPI PLLCAP M5 M4 M3 M2 M0 M7 M6 M1 N5 N4 N2 N7 N6 N3 N1 N0 FSCI31 FSCI30 FSCI29 FSCI28 FSCI27 FSCI26 FSCI25 FSCI24 FSCI23 FSCI22 FSCI21 FSCI20 FSCI19 FSCI18 FSCI17 FSCI16 FSCI15 FSCI14 FSCI13 FSCI12 FSCI11 FSCI10 FSCI9 FSCI8 FSCI7 FSCI6 FSCI5 FSCI4 FSCI3 FSCI2 FSCI1 FSCI0 CIV25 CIV24 CIVC1 CIVC0 CIVEN PALN CIV21 CIV23 CIV22 CIV20 CIV19 CIV18 CIV17 CIV16 CIV15 CIV14 CIV13 CIV12 CIV11 CIV10 CIV9 CIV8 CIV7 CIV6 CIV5 CIV4 CIV3 CIV2 CIV1 CIV0 M/S* MCP PCM XCM XCMD3 XCMD2 XCMD1 XCMD0 GOENB1 GOENB0 GPIOL1 **GPIOL0** HPIR HPIE POUTE POUTP VSP HSP IBS DES SYO IDF2 IDF1 IDF0 XOSC2 DVIT DACT1 DACT0 HPIE2 DACT3 DACT2 SENSE SYNC01 XOSC1 XOSC0 SYNCO0 DACG1 DACG0 DACBP SHF2 SHF1 SHF0 **BCOEN** BCOP BCO2 BCO1 BCO0

Table 9: IIC Register Map w/o Macrovision

All register bits not defined in the register map are reserved bits, and should be left at the default value.

TPPD0

DVII

TPVT4

TPLPF0

ResetIB

VID4

DID4

DACPD3

TPVCO4

CTL3

TPVCO3

TPVT3

ResetDB

DACPD2

VID3

DID3

CTL2

TPVCO2

TPVT2

RSA

VID2

DID2

DACPD1

CTL1

TPCP1

TPVT1

TSTP1

VID1

DID1

DACPD0

TPVCO1

CTL0

TPCP0

TPVT0

TSTP0

FPD

VID0

DID0

TPVCO0

Non-Macrovision Control Registers Description

Display Mode Register

Symbol:	DM
Address:	00h
Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	IR2	IR1	IR0	VOS1	VOS0	SR2	SR1	SR0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	1	1	0	1	0	1	0

Register DM provides programmable control of the CH7009 VGA to TV display mode, including input resolution (IR[2:0]), video output standard (VOS[1:0]), and scaling ratio (SR[2:0]). The mode of operation is determined according to **Table 10** below. For entries in which the output standard is shown as PAL, PAL-B,D,G,H,I,N,N_C can be supported through proper selection of the chroma sub-carrier. For entries in which the output standard is shown as NTSC, NTSC-M, J and PAL-M can be supported through proper selection of VOS[1:0] and chroma sub-carrier.

Table 10: Display Mode

Mode	IR[2:0]	VOS	SR[2:0]	Input Data	Total Pixels/Line	Output	Scaling	Percent	Pixel Clock
		[1:0]		Format	x Total	Standard		Overscan	(MHz)
				(Active	Lines/Frame	TV			
				Video)		Standard]			
0	000	00	000	512x384	840x500	PAL	5/4	-17	21.000000
1	000	00	001	512x384	840x625	PAL	1/1	-33	26.250000
2	000	01	000	512x384	800x420	NTSC	5/4	0	20.139860
3	000	01	001	512x384	784x525	NTSC	1/1	-20	24.671329
4	001	00	000	720x400	1125x500	PAL	5/4	-13	28.125000
5	001	00	001	720x400	1152x625	PAL	1/1	-30	36.000000
6	001	01	000	720x400	945x420	NTSC	5/4	+4	23.790210
7	001	01	001	720x400	936x525	NTSC	1/1	-16	29.454545
8	010	00	000	640x400	1000x500	PAL	5/4	-13	25.000000
9	010	00	001	640x400	1008x625	PAL	1/1	-30	31.500000
10	010	01	000	640x400	840x420	NTSC	5/4	+4	21.146854
11	010	01	001	640x400	832x525	NTSC	1/1	-17	26.181819
12	010	01	010	640x400	840x600	NTSC	7/8	-27	30.209791
13	011	00	000	640x480	840x500	PAL	5/4	+4	21.000000
14	011	00	001	640x480	840x625	PAL	1/1	-17	26.250000
15	011	00	011	640x480	840x750	PAL	5/6	-30	31.500000
16	011	01	001	640x480	784x525	NTSC	1/1	0	24.671329
17	011	01	010	640x480	784x600	NTSC	7/8	-13	28.195805
18	011	01	011	640x480	800x630	NTSC	5/6	-18	30.209790
19	100	01	001	720x480	882x525	NTSC	1/1	0	27.755245
20	100	01	010	720x480	882x600	NTSC	7/8	-13	31.720280
21	100	01	011	720x480	900x630	NTSC	5/6	-18	33.986015
22	101	00	001	720x576	882x625	PAL	1/1	0	27.562500
23	101	00	011	720x576	900x750	PAL	5/6	-18	33.750000
24	101	00	100	720x576	900x875	PAL	5/7	-30	39.375000
25	110	00	001	800x600	944x625	PAL	1/1	+4	29.500000
26	110	00	011	800x600	960x750	PAL	5/6	-14	36.000000
27	110	00	100	800x600	960x875	PAL	5/7	-27	42.000000
28	110	01	110	800x600	1040x700	NTSC	3/4	-6	43.636364
29	110	01	111	800x600	1064x750	NTSC	7/10	-14	47.832169
30	110	01	101	800x600	1040x840	NTSC	5/8	-22	52.363637
31	111	00	100	1024x768	1400x875	PAL	5/7	-4	61.250000
32	111	00	101	1024x768	1400x1000	PAL	5/8	-16	70.000000
33	111	00	110	1024x768	1400x1125	PAL	5/9	-25	78.750000
34	111	01	101	1024x768	1160x840	NTSC	5/8	0	58.405595
35	111	01	110	1024x768	1160x945	NTSC	5/9	-10	65.706295
36	111	01	111	1024x768	1168x1050	NTSC	1/2	-20	73.510491
37	101	00	000	720x576	864x625	PAL	1/1	0	13.500000
38	100	01	000	720x480	858x525	NTSC	1/1	0	13.500000

Table 11: Video Output Standard Selection

	-				
VOS[1:0]	00	01	10	11	
Output Format	PAL	NTSC	PAL-M	NTSC-J	

Flicker Filter Register

Symbol:	FF
Address:	01h
Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:		VOF	CFF1	CFF0	YFFT1	YFFT0	YFFNT1	YFFNT0
TYPE:		R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:		0	1	0	0	1	1	1

Bits 1-0 of register FF control the filter used in the scaling and flicker reduction block applied to the non-text portion of the luminance signal as shown in **Table 12** below.

Bits 3-2 of register FF control the filter used in the scaling and flicker reduction block applied to the text portion of the luminance signal as shown in **Table 12** below.

Bits 5-4 of register FF control the filter used in the scaling and flicker reduction block applied to the chrominance signal as shown in **Table 13** below. A setting of '11' applies a dot crawl reduction filter which can reduce the 'hanging dots' effect of an NTSC composite video signal when displayed on a TV with a comb filter.

Table 12: Luma Flicker Filter Control

	YFFT and YFFNT Flicker Filter Settings (lines)					
Scaling Ratio	00	01	10	11		
5/4	2	3	3	3		
1/1, 7/8, 5/6, 3/4, 5/7, 7/10	2	3	4	5		
5/8	2	3	4	6		
5/9	3	4	5	6		
1/2	3	5	5	7		

Table 13: Chroma Flicker Filter Control

	CFF Flicker Filter Settings (lines)					
Scaling Ratio	00	01	10	11		
5/4	2	3	3	3		
1/1, 7/8, 5/6, 3/4, 5/7, 7/10	2	3	4	5		
5/8	2	3	4	5		
5/9	3	4	5	6		
1/2	3	5	5	7		

Bit 6 of register FF controls the video output format. A value of '0' generates composite and S-Video outputs. A value of '1' generates RGB outputs.

Video Bandwidth Register	Symbol:	VBW
	Address:	02h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	VBID	CFRB	CVBWB	CBW	YSV1	YSV0	YCV1	YCV0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	1	1	1	1	0

Bits 1-0 of register VBW control the filter used to limit the bandwidth of the luma signal in the CVBS output signal. A table of –3dB bandwidth values is given below.

Bits 3-2 of register VBW control the filter used to limit the bandwidth of the luma signal in the S-Video output signal. A table of -3dB bandwidth values is given below.

Bit 4 of register VBW controls the filter used to limit the bandwidth of the chroma signal in the CVBS and S-Video output signals. A table of –3dB bandwidth values is given in **Table 14** below.

Bit 5 of register VBW controls the signal output on the CVBS pin. When this bit is low, the S-Video luminance signal is output at both the S-Video luminance pin and the CVBS pin. This enables the output of a black and white image on the composite output, thereby eliminating the degrading effects of the color signal (such as dot crawl and false colors), which is useful for viewing text with high accuracy. This also allows the output of either S-Video or CVBS using just two DAC's. This is useful in situations where connector space is at a premium.

Mode	CE	BW		YSV[1:0] a	nd YCV[1:0]	
	0	1	00	01	10	11
0	0.620	0.856	2.300	2.690	3.540	5.880
1	0.775	1.070	2.880	3.360	4.430	7.350
2	0.529	0.730	1.960	2.290	3.020	5.010
3	0.648	0.894	2.410	2.810	3.700	6.140
4	0.831	1.150	3.080	3.600	4.750	7.870
5	1.060	1.470	3.950	4.610	6.080	10.100
6	0.703	0.970	2.610	3.040	4.010	6.660
7	0.870	1.200	3.230	3.770	4.970	8.240
8	0.738	1.020	2.740	3.200	4.220	7.000
9	0.930	1.280	3.460	4.030	5.320	8.820
10	0.624	0.862	2.320	2.710	3.570	5.920
11	0.773	1.070	2.870	3.350	4.420	7.330
12	0.892	1.230	3.310	3.870	5.100	8.450
13	0.620	0.856	2.300	2.690	3.540	5.880
14	0.775	1.070	2.880	3.360	4.430	7.350
15	0.930	1.280	3.460	4.030	5.320	8.820
16	0.648	0.894	2.410	2.810	3.700	6.140
17	0.740	1.020	2.750	3.210	4.230	7.010
18	0.793	1.100	2.950	3.440	4.530	7.510
19	0.729	1.010	2.710	3.160	4.160	6.900
20	0.833	1.150	3.090	3.610	4.760	7.890
21	0.892	1.230	3.310	3.870	5.100	8.450
22	0.724	0.999	2.690	3.140	4.130	6.860
23	0.886	1.220	3.290	3.840	5.060	8.400
24	1.030	1.430	3.840	4.480	5.910	9.790
25	0.774	1.070	2.880	3.360	4.430	7.340
26	0.945	1.310	3.510	4.100	5.400	8.960

Table 14: Video Bandwidth

CH7009A

0

Table 14: Video Bandwidth

27	1 100	1 520	4 100	1 790	6 200	10.400
27	1.100	1.520	4.100	4.780	6.300	10.400
28	0.859	1.190	3.190	3.720	4.910	8.140
29	0.942	1.300	3.500	4.080	5.380	8.920
30	1.030	1.420	3.830	4.470	5.890	9.770
31	0.804	1.110	2.990	3.480	4.590	7.620
32	0.919	1.270	3.410	3.980	5.250	8.710
33	1.030	1.430	3.840	4.480	5.910	9.790
34	0.767	1.060	2.850	3.320	4.380	7.260
35	0.862	1.190	3.200	3.740	4.930	8.170
36	0.965	1.330	3.580	4.180	5.510	9.140
37	0.709	0.979	2.630	3.070	4.050	6.720
38	0.466	0.643	1.730	2.020	2.660	4.410

Bit 6 of register VBW controls whether the chroma sub-carrier free-runs, or is locked to the video signal. A '1' causes the sub-carrier to lock to the TV vertical rate, and should be used when the CIVEN bit (register 10h) is set to '0'. A '0' causes the sub-carrier to free-run, and should be used when the CIVEN bit is set to '1'.

Bit 7 of register VBW controls the vertical blanking interval defeat function. A '1' in this register location forces the flicker filter to minimum filtering during the vertical blanking interval. A '0' in this location causes the flicker filter to remain at the same setting inside and outside of the vertical blanking interval.

T	ext Enhancem	ent Register	•				Symbol:	TE
							Address:	03h
							Bits:	6
	BIT:	7	6	5	4	3	2	1

BII:	1	6	5	4	3	2	1	0
SYMBOL:			SAV8	HP8	VP8	TE2	TE1	TE0
TYPE:			R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:			0	0	0	1	0	1

Bits 2-0 of register TE control the text enhancement circuitry within the CH7009. A value of '000' minimizes the enhancement feature, while a value of '111' maximizes the enhancement.

Bits 5-3 of register TE contain the MSB values for the start of active video, horizontal position and vertical position controls. They are described in detail in the SAV, HP and VP register descriptions.

CH7009A

Start of Active Video Register	Symbol:	SAV
	Address:	04h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	SAV7	SAV6	SAV5	SAV4	SAV3	SAV2	SAV1	SAV0
TYPE:	R/W							
DEFAULT:	0	1	0	1	0	0	0	0

Register SAV controls the delay, in pixel increments, from leading edge of horizontal sync to start of active video. The entire bit field SAV[8:0] is comprised of this register SAV[7:0], plus the MSB value contained in the Text Enhancement register, bit SAV8. This is decoded as a whole number of pixels, which can be set anywhere between 0 and 511 pixels. Therefore, in any 2X clock mode the number of 2X clocks from the leading edge of sync to the first active data must be a multiple of two clocks.

Horizontal Position Register	Symbol:	HP
	Address:	05h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
TYPE:	R/W							
DEFAULT:	0	1	0	1	0	0	0	0

Register HP is used to shift the displayed TV image in a horizontal direction (left or right) to achieve a horizontally centered image on screen. The entire bit field, HP[8:0], is comprised of this register HP[7:0] plus the MSB value contained in the Text Enhancement register, bit HP8. Increasing values move the displayed image position right, and decreasing values move the image position left.

Vertical Position Register	Symbol:	VP
	Address:	06h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
TYPE:	R/W							
DEFAULT:	0	0	0	0	0	0	0	0

Register VP is used to shift the displayed TV image in a vertical direction (up or down) to achieve a vertically centered image on screen. The entire bit field, VP[8:0], is comprised of this register HP[7:0] plus the MSB value contained in the Text Enhancement register, bit VP8. The value represents the TV line number (relative to the VGA vertical sync) used to initiate the generation and insertion of the TV vertical interval (i.e. the first sequence of equalizing pulses). Increasing values delay the output of the TV vertical sync, causing the image position to move up on the TV screen. Decreasing values, therefore, move the image position DOWN. Each increment moves the image position by one TV lines (approximately 2 input lines). The maximum value that should be programmed into the VP[8:0] value is the number of TV lines per field minus one half (262 or 312). When panning the image up, the number should be increased until (TVLPF-1/2) is reached, the next step should be to reset the register to zero. When panning the image down the screen, decrement the VP[8:0] value until the value zero is reached. The next step should set the register to TVLPF-1/2, and then decrement for further changes.

CHRONTEL		CH7009A
Black Level Register	Symbol:	BL
	Address:	07h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	BL7	BL6	BL5	BL4	BL3	BL2	BL1	BL0
TYPE:	R/W							
DEFAULT:	1	0	0	0	0	0	1	1

Register BL controls the black level. The luminance data is added to this black level, which must be set between 51 and 208. When the input data format is zero through three the default values are 131 for NTSC and PAL-M, 110 for PAL and 102 for NTSC-J. When the input data format is four the default values are 112 for NTSC and PAL-M, 94 for PAL and 88 for NTSC-J.

Contrast Enhancement Register

Symbol:	CE
Address:	08h
Bits:	3

BIT:	7	6	5	4	3	2	1	0
SYMBOL:						CE2	CE1	CE0
TYPE:						R/W	R/W	R/W
DEFAULT:						0	1	1

Bits 2-0 of register CE control contrast enhancement feature of the CH7009, according to the figure below. A setting of '0' results in reduced contrast, a setting of '1' leaves the image contrast unchanged, and values beyond '1' result in increased contrast.




Figure 15: Contrast Enhancement diagram

CH7009A

TV PLL Control Register	Symbol:	TPC
	Address:	09h
	Bits:	5

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	MEM2	MEM1	IBI	N9	N8	M8	PLLCPI	PLLCAP
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	0	0	0	0	0	0	0

Bit 0 of register TPC controls the TV PLL loop filter capacitor. A recommended listing of PLLCAP setting versus mode is listed in **Table 15** below.

Mode	PLLCAP	Mode	PLLCAP
	Value		Value
0	1	20	0
1	1	21	0
2	0	22	1
3	0	23	1
4	1	24	1
5	1	25	0
6	0	26	1
7	1	27	1
8	0	28	1
9	1	29	0
10	0	30	1
11	1	31	1
12	0	32	1
13	1	33	1
14	1	34	0
15	1	35	0
16	0	36	0
17	0	37	1
18	0	38	1
19	0		

Table 15: PLLCAP setting vs Display Mode

Bit 1 of register TPC should be left at the default value.

Bits 4-2 of register TPC contain the MSB values for the TV PLL divider ratio's. These controls are described in detail in the PLLM and PLLN register descriptions.

Bit 5 of register TPC controls the input latch bias current. A value of TBD is recommended.

Bits 7-6 of register TPC control the memory sense amp reference level. The default value is recommended.

CHRONTEL		CH7009A
TV PLL M Value Register	Sym	ibol: PLLM
	Add	ress: 0Ah
	Bits	: 8

	BIT:	7	6	5	4	3	2	1	0
SYN	MBOL:	M7	M6	M5	M4	M3	M2	M1	M0
	TYPE:	R/W							
DEF	AULT:	0	0	1	1	1	1	1	1

Register PLLM controls the division factor applied to the 14.31818MHz frequency reference clock before it is input to the TV PLL phase detector when the CH7009 is operating in master clock mode. The entire bit field, M[8:0], is comprised of this register M[7:0] plus the MSB value contained in the TV PLL Control register, bit M8. In slave clock mode, an external pixel clock is used instead of the 14.31818MHz frequency reference, and the division factor is determined by the XCM value in register 1Dh. A table of values versus display mode is given following the PLLN register description

TV PLL N Va	lue Register	Symbol	: P	LLN				
						Addres Bits:	s: 0	Bh
							-	
BIT:	7	6	5	4	3	2	1	
SYMBOL:	N7	N6	N5	N4	N3	N2	N1	N

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	N7	N6	N5	N4	N3	N2	N1	N0
TYPE:	R/W							
DEFAULT:	0	1	1	1	1	1	1	0

Register PLLN controls the division factor applied to the VCO output before being applied to the PLL phase detector, when the CH7009 is operating in master clock mode. The entire bit field, N[9:0], is comprised of this register N[7:0] plus the MSB values contained in the TV PLL Control register, bits N9 and N8. In slave clock mode, the value of 'N' is internally set to 1. The pixel clock generated in master clock modes is calculated according to the equation Fpixel = Fref * [(N+2) / (M+2)]. When using a 14.31818MHz frequency reference, the required M and N values for each mode are shown in **Table 16** below:

Table 16: TV PLL M and N values vs Display Mode

Mode	VGA Resolution,	Ν	Μ	Mode	VGA Resolution,	Ν	М
	TV Standard,	10-	9-bits		TV Standard,	10-	9-bits
	Scaling Ratio	bits	<i>y</i> -ons		Scaling Ratio	bits	<i>y</i> -01ts
0	512x384, PAL, 5:4	20	13	20	720x480, NTSC, 7:8	142	63
1	512x384, PAL, 1:1	9	4	21	720x480, NTSC, 5:6	214	89
2	512x384, NTSC, 5:4	126	89	22	720x480, PAL, 1:1	75	38
3	512x384, NTSC, 1:1	110	63	23	720x480, PAL, 5:6	31	12
4	720x400, PAL, 5:4	53	26	24	720x480, PAL, 5:7	9	2
5	720x400, PAL, 1:1	86	33	25	800x600, PAL, 1:1	647	313
6	720x400, NTSC, 5:4	106	63	26	800x600, PAL, 5:6	86	33
7	720x400, NTSC, 1:1	70	33	27	800x600, PAL, 5:7	42	13
8	640x400, PAL, 5:4	108	61	28	800x600, NTSC, 3:4	62	19
9	640x400, PAL, 1:1	9	3	29	800x600, NTSC, 7:10	302	89
10	640x400, NTSC, 5:4	94	63	30	800x600, NTSC, 5/8	126	33
11	640x400, NTSC, 1:1	62	33	31	1024x768, PAL, 5:7	75	16
12	640x400, NTSC, 7:8	190	89	32	1024x768, PAL, 5:8	42	7
13	640x480, PAL, 5:4	20	13	33	1024x768, PAL, 5:9	20	2
14	640x480, PAL, 1:1	9	4	34	1024x768, NTSC, 5:8	565	137
15	640x480, PAL, 5:6	9	3	35	1024x768, NTSC, 5:9	333	71
16	640x480, NTSC, 1:1	110	63	36	1024x768, NTSC, 1:2	917	177
17	640x480, NTSC, 7:8	126	63	37	720x576, PAL, 1:1	31	33
18	640x480, NTSC, 5:6	190	89	38	720x480, NTSC, 1:1	31	33
19	720x480, NTSC, 1:1	124	63				

CH7009A

Sub-carrier Value Register	Symbol:	FSCI
	Address:	0Ch –
		0Fh
	Bits:	8 each

	BIT:	7	6	5	4	3	2	1	0
Š	SYMBOL:	FSCI#							
	TYPE:	R/W							
D	EFAULT:								

Registers FSCI contain a 32-bit value which is used as an increment value for the ROM address generation circuitry when CIVEN=0. The bit locations are specified as follows:

Register	Contents
0Ch	FSCI[31:24]
0Dh	FSCI[23:16]
0Eh	FSCI[15:8]
0Fh	FSCI[7:0]

When the CH7009 is used in the master clock mode, the tables below should be used to set the FSCI registers. When using these values, the CIVEN bit in register 10h should be set to '0', and the CFRB bit in register 02h should be set to '1'.

Table 17: FSCI Values (525-Line TV-Out Modes)

Mode	NTSC	NTSC	PAL-M
	"Normal Dot Crawl"	"No Dot Crawl"	"Normal Dot Crawl"
2	763,363,328	763,366,524	762,524,467
3	623,153,737	623,156,346	622,468,953
6	574,429,782	574,432,187	573,798,541
7	463,962,517	463,964,459	463,452,668
10	646,233,505	646,236,211	645,523,358
11	521,957,831	521,960,019	521,384,251
12	452,363,454	452,365,347	451,866,351
16	623,153,737	623,156,346	622,468,953
17	545,259,520	545,261,803	544,660,334
18	508,908,885	508,911,016	508,349,645
19	553,914,433	553,916,752	553,305,736
20	484,675,129	484,677,158	484,142,519
21	452,363,454	452,365,347	451,866,351
28	469,762,048	469,764,015	469,245,826
29	428,554,851	428,556,645	428,083,911
30	391,468,373	391,470,012	391,038,188
34	526,457,468	526,459,671	525,878,943
35	467,962,193	467,964,152	467,447,949
36	418,281,276	418,283,027	417,821,626
38	569,408,543	569,410,927	568,782,819

Mode	PAL	PAL-N
	"Normal Dot Crawl"	"Normal Dot Crawl"
0	806,021,060	651,209,077
1	644,816,848	520,967,262
4	601,829,058	486,236,111
5	470,178,951	379,871,962
8	677,057,690	547,015,625
9	537,347,373	434,139,385
13	806,021,060	651,209,077
14	644,816,848	520,967,262
15	537,347,373	434,139,385
22	690,875,194	558,179,209
23	564,214,742	455,846,354
24	483,612,636	390,725,446
25	645,499,916	521,519,134
26	528,951,320	427,355,957
27	453,386,846	366,305,106
31	621,787,675	502,361,288
32	544,064,215	439,566,127
33	483,612,636	390,725,446
37	705,268,427	569,807,942

Table 18: FSCI Values (625-Line TV-Out Modes)

CIV Control Register

Symbol:	CIVC
Address:	10h
Bits:	6

~---

BIT:	7	6	5	4	3	2	1	0
SYMBOL:			CIV25	CIV24	CIVC1	CIVC0	PALN	CIVEN
TYPE:			R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:			0	0	0	0	0	1

Bit 0 of register CIVC controls whether the FSCI value is used to set the sub-carrier frequency, or the automatically calculated (CIV) value. When the CIVEN value is 1, the number calculated and present at the CIV registers will automatically be used as the increment value for sub-carrier generation. Whenever this bit is set to 1, the CFRB bit should be set to 0. It is recommended to use the FSCI registers, and not the CIVEN mode for Macrovision applications

Bit 1 of register CIVC forces the CIV algorithm to generate the PAL-N (Argentina) sub-carrier frequency when it is set to '1'. When this bit is set to '0', the VOS[1:0] value is used by the CIV algorithm to determine which sub-carrier frequency to generate.

Bits 3-2 of register CIVC control the hysteresis circuit which is used to calculate the CIV value. The default value should be used.

Bits 5-4 of register CIVC contain the MSB values for the calculated increment value (CIV) readout. This is described in detail in the CIV register description.

CHRONTEL		CH7009A
Calculated Increment Value Register	Symbol:	CIV
	Address:	11h –
		13h
	Bits:	8 each

	BIT:	7	6	5	4	3	2	1	0
Γ	SYMBOL:	CIV#							
Γ	TYPE:	R/W							
	DEFAULT:	0	0	0	0	0	0	0	0

Registers CIV contain the value that was calculated by the CH7009 as the sub-carrier increment value. The entire bit field, CIV[25:0], is comprised of these three registers plus the MSB values contained in the CIV Control register, bits CIV25 and CIV24. This value is used when the CIVEN bit is set to '1'. The bit locations are specified below.

Register Contents

10hCIV[25:24]

11hCIV[23:16]

12hCIV[15:8]

13hCIV[7:0]

Clock Mode Register

Symbol:	СМ
Address:	1Ch
Bits:	4

BIT:	7	6	5	4	3	2	1	0
SYMBOL:					M/S*	MCP	PCM	XCM
TYPE:					R/W	R/W	R/W	R/W
DEFAULT:					0	0	0	0

Bit 0 of register CM signifies the XCLK frequency. A value of '0' is used when the XCLK is at the pixel frequency (duel edge clocking mode) and a value of '1' is used when the XCLK is twice the pixel frequency (single edge clocking mode).

Bit 1 of register CM controls the P-OUT clock frequency. A value of '0' generates a clock output at the pixel frequency, while a value of '1' generates a clock at twice the pixel frequency.

Bit 2 of register CM controls the phase of the XCLK clock input to the CH7009. A value of '1' inverts the XCLK signal at the input of the device. This control is used to select which edge of the XCLK signal to use for latching input data.

Bit 3 of register CM controls whether the device operates in master or slave clock mode. In master mode ($M/S^* =$ '1'), the 14.31818MHz clock is used as a frequency reference in the TV PLL, and the M and N values are used to determine the TV PLL's operating frequency. In slave mode ($M/S^* =$ '0') the XCLK input is used as a reference to the TV PLL. The M and N TV PLL divider values are forced to one.

CH7009A
IC
: 1Dh
8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	Reserved	Reserved	Reserved	Reserved	XCMD3	XCMD2	XCMD1	XCMD0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	0	0	0	1	0	0	0

Bits 3-0 of register IC controls the delay applied to the XCLK signal before latching input data.

GPIO Control Register

Symbol:	GPIO
Address:	1Eh
Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	GOENB1	GOENB0	GPIOL1	GPIOL0	HPIR	HPIE	POUTE	POUTP
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	1	0	0	0	0	0	0

Bit 0 of register GPIO controls the polarity of the P-OUT signal. A value of '0' does not invert the clock at the output pad.

Bit 1 of register GPIO enables the P-OUT signal. A value of '1' drives the P-OUT clock signal out of the P-OUT / TLDET* pin. A value of '0' disables the P-OUT signal.

Bit 2 of register GPIO enables the hot plug interrupt detection signal to be output from the P-OUT pin. A value of '1' allows the hot plug detect circuit to pull the P-OUT / TLDET* pin low when a change of state has taken place on the hot plug detect pin. A value of '0' disables the interrupt signal. The two control bits HPIE and POUTE should not be enabled (set to '1') at the same time.

Bit 3 of register GPIO resets the hot plug detection circuitry. A value of '1' causes the CH7009 to release the P-OUT / TLDET* pin. When a hot plug interrupt is asserted by the CH7009 (P-OUT / TLDET) the CH7009 driver should read register 20h to determine the state of the DVI termination. After having read this register, the HPIR bit should be set high to reset the circuitry, and then set low again.

Bits 5-4 of register GPIO control the GPIO pins. When the corresponding GOENB bits are low, these register values are driven out of the corresponding GPIO pins. When the corresponding GOENB bits are high, these register values can be read to determine the level forced into the corresponding GPIO pins.

Bits 7-6 of register GPIO control the direction of the GPIO pins. A value of '1' sets the corresponding GPIO pin to an input, and a value of '0' sets the corresponding pin to an output.

CH7009A

Input Data Format Register	Symbol:	IDF
	Address:	1Fh
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	IBS	DES	SYO	VSP	HSP	IDF2	IDF1	IDF0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	0	0	0	0	0

Bits 2-0 of register IDF select the input data format. See Input Interface on page 10 for a listing of available formats.

Bit 3 of register IDF controls the horizontal sync polarity. A value of '0' defines the horizontal sync to be active low, and a value of '1' defines the horizontal sync to be active high.

Bit 4 of register IDF controls the vertical sync polarity. A value of '0' defines the vertical sync to be active low, and a value of '1' defines the vertical sync to be active high.

Bit 5 of register IDF controls the sync direction. A value of '0' defines sync to be input to the CH7009, and a value of '1' defines sync to be output from the CH7009. The CH7009 can only output sync signals when operating as a VGA to TV encoder, not when operating as a DVI transmitter.

Bit 6 of register IDF signifies when the CH7009 is to decode embedded sync signals present in the input data stream instead of using the H and V pins. This feature is only available for input data format four. A value of '0' selects the H and V pins to be used as the sync inputs, and a value of '1' selects the embedded sync signal.

Bit 7 of register IDF selects the input buffer used for the data, sync and clock input pins.

Connection Detect Register	Symbol:	CD
	Address:	20h
	Bits:	6

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	HPIE2	Reserved	DVIT	DACT3	DACT2	DACT1	DACT0	SENSE
TYPE:	R/W	R/W	R	R	R	R	R	R/W
DEFAULT:	0	0	0	0	0	0	0	0

The Connection Detect Register provides a means to sense the connection of a TV to the four DAC outputs, and to determine the status of the DVI hot plug detect pin. The status bits, DACT[3:0] correspond to the termination of the four DAC outputs. However, the values contained in these STATUS BITS ARE NOT VALID until a sensing procedure is performed. Use of this register requires a sequence of events to enable the sensing of outputs, then reading out the applicable status bits. The detection sequence works as follows:

1) Set the power management register to enable all DAC's.

2) Set the SENSE bit to a 1. This forces a constant output from the DAC's. Note that during SENSE = 1, these 4 analog outputs are at steady state and no TV synchronization pulses are asserted.

3) Reset the SENSE bit to 0. This triggers a comparison between the voltage present on these analog outputs and the reference value. During this step, each of the four status bits corresponding to individual DAC outputs will be set if they are NOT CONNECTED.

4) Read the status bits. The status bits, DACT[3:0] now contain valid information which can be read to determine which outputs are connected to a TV. Again, a "0" indicates a valid connection, a "1" indicates an unconnected output.

Bit 5 of register CD can be read at any time to determine the level of the hot plug detect pin. When the hot plug detect pin changes state, and the DVI output is selected, the P-OUT / TLDET* output pin will be pulled low signifying a change in the DVI termination. At this point, the HPIR bit in register 1Eh should be set high, then low to reset the hot plug detect circuit.

Bit 6 of register CD contains the MSB value for the crystal oscillator adjustment. This control is described in detail in the DC register description (register 21h).

Bit 7 of register CD enables the hot plug interrupt detection signal output from the GPIO[1] pin. A value of '1' allows the hot plug detect circuit to pull the $GPIO[1] / TLDET^*$ pin low when a change of state has taken place on the hot plug detect pin. A value of '0' disables the interrupt signal. The GOENB1 control bit in register 1Eh should be set to '1' when HPIE2 is set to '1'.

DAC Control Register Symbol: DC Address: 21h Bits: 6

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	XOSC1	XOSC0		SYNC01	SYNCO0	DACG1	DACG0	DACBP
TYPE:	R/W	R/W		R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0		0	0	0	0	0

Bit 0 of register DC selects the DAC bypass mode. A value of '1' outputs the incoming data directly at the DAC[2:0] outputs.

Bits 2-1 of register DC control the DAC gain. DACG0 should be set low for NTSC and PAL-M video standards, and high for PAL and NTSC-J video standards. DACG1 should be low when the input data format is RGB (IDF = 0-3), and high when the input data format is YCrCb (IDF = 4).

Bits 4-3 of register DC select the signal to be output from the C/H Sync pin according to **Table 19** below.

SYNCO[1:0]	C/H Sync Output
00	No Output
01	VGA Horizontal Sync
10	TV Composite Sync
11	TV Horizontal Sync

Table 19: Composite / Horizontal Sync Output

Bits 7-6 of register DC controls the crystal oscillator. The default value is recommended.

CH7009A

Buffered Clock Output Register	Symbol:	BCO
	Address:	22h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	SHF2	SHF1	SHF0	BCOEN	BCOP	BCO2	BCO1	BCO0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	0	0	0	0	0

Bits 2-0 of register BCO select the signal output at the BCO pin, according to Table 20 below:

Table 20: BCO Output Signal

BCO[2:0]	Buffered Clock Output	BCO[2:0]	Buffered Clock Output
000	The 14MHz crystal	100	(for test use only)
001	(for test use only)	101	(for test use only)
010	VCO divided by K3	110	VGA Vertical Sync
011	Field ID	111	TV Vertical Sync

Bit 3 of register BCO selects the polarity of the BCO output. A value of '1' does not invert the signal at the output pad.

Bit 4 of register BCO enables the BCO output. When BCOEN is high, the BCO pin will output the selected signal. When BCOEN is low, the BCO pin will be held in tri-state mode.

Bits 7-5 of register BCO select the K3 divider, according to Table 21 below.

Table 21: K3 Selection

SHF[2:0]	K3
000	2.5
001	3.0
010	3.5
011	4.0
100	4.5
101	5.0
110	6.0
111	7.0

DVI Control Input Register

Symbol:	TCTL
Address:	31h
Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	TPPD3	TPPD 2	TPPD 1	TPPD 0	CTL3	CTL2	CTL1	CTL0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	0	0	0	0	0	0	0

Bits 3-0 of register TCTL set the DVI control inputs applied to the green and red channels during sync intervals. It is recommended to leave these controls at the default value.

Bits 7-4 of register TCTL control the DVI PLL phase detector. The default value is recommended.

CHRONTEL		CH7009A
DVI PLL VCO Control Register	Symbol:	TVCO
	Address:	32h
	Bits:	8
		Ū

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	TPVCO7	TPVCO6	TPVCO5	TPVCO4	TPVCO3	TPVCO2	TPVCO1	TPVCO0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	0	1	0	0	0	0	0

Register TVCO controls the state of the DVI PLL VCO, and should be set according to the following tables (TBD).

DVI PLL Charge Pump Control Register	Symbol:	TPCP
	Address:	33h
	Bits:	5

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	DVID2	DVID1	DVID0	DVII	Reserved	Reserved	TPCP1	TPCP0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	1	1	1	0	0	1	0	0

Bits 1-0 of register TPCP control the DVI PLL charge pump. The default value is recommended.

Bits 3-2 of register TPCP are reserved bits, and should be left at the default value.

Bit 4 of register TPCP inverts the DVI outputs. A value of 1 inverts the outputs. A value of 0 is recommended.

Bits 7-5 of register TPCP control the DVI transmitter output drive level. The default value is recommended for DVI applications.

DVI PLL Supply Control Register	Symbol:	TPVT
	Address:	35h
	Bits:	5

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	Reserved	Reserved	TPVT5	TPVT4	TPVT3	TPVT2	TPVT1	TPVT0
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	1	1	0	0	0	0

Bits 5-0 of register TPVT control the DVI PLL supply voltage. The default value is recommended.

Bits 7-6 of register TPVT are reserved bits, and should be left at the default value.

DVI PLL Filter Register Symbol: Address:

Bits:

CH7009A

TPF

36h

8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	TPLPF3	TPLPF2	TPLPF1	TPLPF0	Reserved	Reserved	Reserved	Reserved
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	0	0	0	0	0

Bits 3-0 of register TPT are reserved bits, and should be left at the default value.

Bits 7-4 of register TPT control the DVI PLL low pass filter. The default value is recommended.

DVI PLL VCO Control Overflow Register	Symbol:	TVCOO
	Address:	37h
	Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	TPVCO10	TPVCO9	TPVCO8	Reserved	Reserved	Reserved	Reserved	Reserved
TYPE:			R/W		R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	0	0	0	0	0

Bits 4-0 of register TCT are reserved bits, and should be left at the default value.

Bits 7-5 of register TCT contain the MSB values for the DVI PLL VCO control. This control is described in detail in the TVCO register description.

Test Pattern Register	Symbol:	TSTP
	Address:	48h
	Bits:	5

BIT:	7	6	5	4	3	2	1	0
SYMBOL:				ResetIB	ResetDB	RSA	TSTP1	TSTP0
TYPE:				R/W	R/W	R/W	R/W	R/W
DEFAULT:				1	1	0	0	0

Bits 1-0 of register TSTP control the test pattern generation block. This test pattern can be used for both the DVI output and the TV Output. The pattern generated is determined by **Table 22** below.

Table 22: Test Pattern Control

TSTP[1:0]	Buffered Clock Output
00	No test pattern – Input data is used
01	Color Bars
1X	Horizontal Luminance Ramp

Bit 2 of register TSTP is a test control, and should be left at the default value.

Bit 3 of register TSTP controls the datapath reset signal. A value of '0' holds the datapath in a reset condition, while a value of '1', places the datapath in normal mode. The datapath is also reset at power on by an internally generated power on reset signal.

Bit 4 of register TSTP controls the IIC reset signal. A value of '0' holds the IIC registers in a reset condition, while a value of '1', places the IIC registers in normal mode. The IIC registers are also reset at power on by an internally generated power on reset signal.

Power Management Register

Symbol:PMAddress:49hBits:8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	DVIP	DVIL	TV	DACPD3	DACPD2	DACPD1	DACPD0	FPD
TYPE:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT:	0	0	0	0	0	0	0	1

Register PM controls which circuitry within the CH7009 is operating, according to Table 23 below.

Table 23: Power Management

Circuit Block	Is Operational When
DVI PLL	DVIP = 1 & FPD = 0
DVI Encode, Serialize and	DVIL = 1 & FPD = 0
Transmitter	
VGA to TV Encoder	TV = 1 & FPD = 0
DAC 3	DACPD3 = 0 & FPD = 0
DAC 2	DACPD2 = 0 & FPD = 0
DAC 1	DACPD1 = 0 & FPD = 0
DAC 0	DACPD0 = 0 & FPD = 0
TV PLL, P-OUT and BCO pins	FPD = 0

Version ID Register

Symbol:	VID
Address:	4Ah
Bits:	8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0
TYPE:	R	R	R	R	R	R	R	R
DEFAULT:	MV	0	0	0	0	0	0	0

Register VID is a read only register containing the version ID number of the CH7009. The MV default is '1' when the CH7009 is bonded out with Macrovision enabled, and '0' when the CH7009 is bonded out with Macrovision disabled.

Device ID Register

CH7009A

Symbol:DIDAddress:4BhBits:8

BIT:	7	6	5	4	3	2	1	0
SYMBOL:	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0
TYPE:	R	R	R	R	R	R	R	R
DEFAULT:	0	0	0	1	0	1	1	1

Register DID is a read only register containing the device ID number of the CH7009.

Symbol Description Min Max Units Тур DVDD, AVDD, TVDD, VDD relative to GND V - 0.5 5.0 V Input voltage of all digital pins¹ GND - 0.5 VDD + 0.5 T_{SC} Indefinite Analog output short circuit duration Sec T_{AMB} Ambient operating temperature - 55 85 °C **T**STOR - 65 150 °C Storage temperature ΤJ °C Junction temperature 150 °C TVPS 220 Vapor phase soldering (one minute)

Table 24. Absolute Maximum Ratings

Notes:

- 1. Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated under the normal operating condition of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods my affect reliability.
- 2. The device is fabricated using high-performance CMOS technology. It should be handled as an ESD sensitive device. Voltage on any signal pin that exceeds the power supply voltages by more than ± 0.5 V can induce destructive latch.

Table 25. Recommended Operating Conditions

Symbol	Description	Min	Тур	Max	Units
VDD	DAC power supply voltage	3.1	3.3	3.6	V
AVDD	Analog supply voltage	3.1	3.3	3.6	V
DVDD	Digital supply voltage	3.1	3.3	3.6	V
TVDD, DVDDV	Digital supply voltage (P-OUT pin)	1.1	1.8	3.6	V
RL	Output load to DAC outputs		37.5		Ω

Table 26. Electrical Characteristics (Ope	erating Conditions:	$T_A = 0^{\circ}C - 70^{\circ}C, V_{DD} = 5V \pm 5\%$
---	---------------------	---

Vid	eo D/A resolution	10	10	10	Bits
Ful	Full scale output current		33.89		mA
Vid	eo level error			10	%
	VDD & AVDD current (simultaneous S-Video & 2 composite outputs)		150		mA
DV	DVDD, TVDD (3.3V) current		TBD		mA
DV	DD2 (1.8V) current (15pF load)		4		mA

P-OUTP-OUT

Table 27. Digital Inputs / Outputs


Symbol	Description	Test Condition	Min	Тур	Max	Unit
V _{SDOL}	SD Output	IOL = 2.0 mA			0.4	V
	Low Voltage					
V _{IICIH}	SD Input		2.7		DVDD + 0.5	V
	High Voltage					
V _{IICIL}	SD Input		GND-0.5		1.4	V
	Low Voltage					
V _{DATAIH}	D[0-11] Input		Vref-0.25		DVDD+0.5	V
	High Voltage					
V _{DATAIL}	D[0-11] Input		GND-0.5		Vref+0.25	V
	Low Voltage					
V _{P-OUTOH}	P-OUT Output	IOL = - 400 μA	DVDDV-0.2			V
	High Voltage					
V _{P-OUTOL}	P-OUT Output	IOL = 3.2 mA			0.2	V
	Low Voltage					

Note:

 $\begin{array}{l} V_{IIC} \text{ -refers to } l^2C \text{ pins SD and SC.} \\ V_{DATA} \text{ - refers to all digital pixel and clock inputs.} \\ V_{SD} \text{ - refers to } l^2C \text{ pin SD as an output.} \end{array}$

V_{P-OUT} - refers to pixel data output Time - Graphics.

Mechanical Package Information



	MILLIMETER			INCH			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	—	-	1.5D) 	<u></u>	D.063	
Aı	0.05	3 <u>7</u> 78	0.15	0.002	37-70	0.006	
Az	1.35	1.40	1.45	0.053	D.055	D.057	
D	1:	2.00 8	SC.	٥.	472 89	SC.	
D1	1	0.00 B	SC.	0.393 BSC.			
Е	1:	2.00 8	SC.	0.472 BSC.			
E1	10.00 BSC.			0.393 BSC.			
Rz	0.0B	-	0.2D	0.003	-	d.ode	
R1	0.0B	<u>[2_</u> 2]	12-12	0.003	<u>-</u>	<u>)</u>	
θ	٥.	3.5*	7	с,	3.5	7	
Đ 1	٥.) 	i n a i	Q.	-	1000	
O B	111	12'	13*	11*	12	13'	
O s	11"	12"	13	11*	12	13	
С	0.0Đ		0.2D	0.004	3 7 - 5 -	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
Lı	1.DO REF			0.039 REF			
S	0.2D	<u> 20</u> 2	3 <u>8 - 3</u> 8	0.008	3 <u>6 - 3</u> 3)	<u> 19</u>	

SYMBOL	64L						
	MILLIMETER			INCH			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
b	0.17	0.20	0.27	D.007	G.ODB	D.011	
е	D.50 BSG.			0.020 850,			
D2	7.50		0.295				
E2	7.50			D.295			
Т	OLERA	NCES	OF FO	RM AN	D POS	SITION	
000	0.2D		D.008				
bbb	0.20		0.008				
CCC	O.DB		0.0D3				
ddd	0.08		0.003				

NOTES :

1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUN PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

2. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM & DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS D.07mm FOR 0.4mm and D.5mm FITCH PACKAGES.

ORDERING INFORMATION							
Part number Package type Number of pins Voltage supply							
CH7009A-T LQFP 64 3.3V							

Chrontel

2210 O'Toole Avenue San Jose, CA 95131-1326 Tel: (408) 383-9328 Fax: (408) 383-9338 www.chrontel.com E-mail: sales@chrontel.com

©1998 Chrontel, Inc. All Rights Reserved.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. Printed in the U.S.A.