KM681002C/CL, KM681002CI/CLI


CMOS SRAM

Document Title

128Kx8 Bit High-Speed CMOS Static RAM(5V Operating).
Operated at Commercial and Industrial Temperature Ranges.

Revision History

Rev.No.	History	Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Aug. 5. 1998	Preliminary
Rev. 1.0	Release to Final Data Sheet. 1.1. Delete Preliminary. 2.2. Added Data Retention Characteristics.	Mar. 3. 1999	Final
Rev. 2.0	Add 10ns part.	Mar. 3. 2000	Final



128K x 8 Bit High-Speed CMOS Static RAM(5.0V Operating)

FEATURES

• Fast Access Time 10,12,15,20ns(Max.)

• Low Power Dissipation

 $\begin{array}{c} \text{Standby (TTL)} & : 30\text{mA(Max.)} \\ & (\text{CMOS}) & : & 5\text{mA(Max.)} \end{array}$

0.5mA(Max.) L-ver. only

Operating KM681002C/CL-10:80mA(Max.) KM681002C/CL-12:75mA(Max.) KM681002C/CL-15:73mA(Max.) KM681002C/CL-20:70mA(Max.)

• Single 5.0V±10% Power Supply

• TTL Compatible Inputs and Outputs

• I/O Compatible with 3.3V Device

• Fully Static Operation

- No Clock or Refresh required

· Three State Outputs


· 2V Minimum Data Retention; L-ver. only

• Center Power/Ground Pin Configuration

• Standard Pin Configuration

KM681002C/CLJ: 32-SOJ-400 KM681002C/CLT: 32-TSOP2-400CF

FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The KM681002C is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681002C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681002C is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

ORDERING INFORMATION

KM681002C/CL-10/12/15/20	Commercial Temp.
KM681002CI/CLI-10/12/15/20	Industrial Temp.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Param	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	Vin, Vout	VIN, VOUT -0.5 to Vcc+0.5V	
Voltage on Vcc Supply Rela	ative to Vss	Vcc	Vcc -0.5 to 7.0	
Power Dissipation		Pd	1	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
1	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc + 0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc	VIN = Vss to Vcc			μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	80	mA
		CS=VIL, VIN=VIH OF VIL, IOUT=0mA	12ns	-	75	
			15ns	-	73	
			20ns	-	70	
Standby Current	Isb	Min. Cycle, CS=VIH		-	30	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V,	Normal	-	5	mA
		Vin≥Vcc-0.2V or Vin≤0.2V	L-ver.	-	0.5	
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V
	VoH1**	Iон1=-0.1mA		-	3.95	V

 $^{^\}star$ The above parameters are also guaranteed at industrial temperature range. ** Vcc=5.0V±5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} VIL(Min) = -2.0V a.c(Pulse Width $\leq 8ns$) for $1 \leq 20mA$.

^{***} $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Parameter	Cumbal	KM681002C-10		KM681002C-12		KM681002C-15		KM681002C-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	20	-	ns
Address Access Time	taa	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	0	9	ns
Output Hold from Address	tон	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down-	tPD	-	10	-	12	-	15	-	20	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Damamatan	0	KM681002C-10		KM681002C-12		KM681002C-15		KM681002C-20		l lmi4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of <u>a low CS</u> and <u>WE. A write</u> begins at the latest transition <u>CS</u> going low and <u>WE</u> going low; A write ends at the earliest transition <u>CS</u> going high or <u>WE</u> going high. two is measured from the beginning of write to the end of write
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Douт	Icc
L	L	Х	Write	DIN	Icc

^{*} X means Don't Care.




DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	VDR	CS≥Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	IDR	IDR Vcc=3.0V, CS≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V		-	0.4	mA
		Vcc=2.0V, CS ≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.3	
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

^{*} The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM


CS controlled



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



32-TSOP2-400CF

