500 kSPS

February 2004

ADC78H90

8-Channel, 500 kSPS, 12-Bit A/D Converter

General Description

The ADC78H90 is a low-power, eight-channel CMOS 12-bit analog-to-digital converter with a conversion throughput of 500 kSPS. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to eight input signals at inputs AIN1 through AIN8.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROW-IRE™, and many common DSP serial interfaces.

The ADC78H90 may be operated with independent analog and digital supplies. The analog supply (AV $_{\rm DD}$) can range from +2.7V to +5.25V, and the digital supply (DV $_{\rm DD}$) can range from +2.7V to AV $_{\rm DD}$. Normal power consumption using a +3V or +5V supply is 1.5 mW and 8.3 mW, respectively. The power-down feature reduces the power consumption to just 0.3 μ W using a +3V supply, or 0.5 μ W using a +5V supply.

The ADC78H90 is packaged in a 16-lead TSSOP package. Operation over the industrial temperature range of -40°C to +85°C is guaranteed.

Features

- Eight input channels
- Variable power management
- Independent analog and digital supplies
- SPI™/QSPI™/MICROWIRE™/DSP compatible
- Packaged in 16-lead TSSOP

Key Specifications


■ DNL	± 1 LSB (max)
■ INL	± 1 LSB (max)
■ Power Consumption	
— 3V Supply	1.5 mW (typ)
— 5V Supply	8.3 mW (typ)

Applications

■ Conversion Rate

- Automotive Navigation
- Portable Systems
- Medical Instruments
- Mobile Communications
- Instrumentation and Control Systems


Connection Diagram



Ordering Information

Order Code	Temperature Range	Description
ADC78H90CIMT	-40°C to +85°C	16-Lead TSSOP Package
ADC78H90CIMTX	-40°C to +85°C	16-Lead TSSOP Package, Tape & Reel
ADC78H90EVAL		Evaluation Board

Block Diagram



Pin Descriptions and Equivalent Circuits

Dia Na	0	Familiar Charles	December 1 - 1		
Pin No.	Symbol	Equivalent Circuit	Description		
ANALOG I/O					
4 - 11	AIN1 to AIN8		Analog inputs. These signals can range from 0V to $AV_{\rm DD}$.		
DIGITAL I/O					
			Digital clock input. The range of frequencies for this input is		
16	SCLK		50 kHz to 8 MHz, with guaranteed performance at 8 MHz.		
10	SOLK		This clock directly controls the conversion and readout		
			processes.		
15	DOUT		Digital data output. The output samples are clocked out of this		
15	DOUT		pin on falling edges of the SCLK pin.		
4.4	DIN		Digital data input. The ADC78H90's Control Register is		
14 DIN			loaded through this pin on rising edges of the SCLK pin.		
4	CS		Chip select. On the falling edge of $\overline{\text{CS}}$, a conversion process		
1	l CS		begins. Conversions continue as long as $\overline{\text{CS}}$ is held low.		
POWER SUF	PPLY				
			Positive analog supply pin. This pin should be connected to a		
2	۸۱/		quiet +2.7V to +5.25V source and bypassed to GND with a 1		
	AV _{DD}		μF tantalum capacitor and a 0.1 μF ceramic monolithic		
			capacitor located within 1 cm of the power pin.		
			Positive digital supply pin. This pin should be connected to a		
13	DV		Digital clock input. The range of frequencies for this input is 50 kHz to 8 MHz, with guaranteed performance at 8 MHz. This clock directly controls the conversion and readout processes. Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin. Digital data input. The ADC78H90's Control Register is loaded through this pin on rising edges of the SCLK pin. Chip select. On the falling edge of CS, a conversion process begins. Conversions continue as long as CS is held low. Positive analog supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 μF tantalum capacitor and a 0.1 μF ceramic monolithic capacitor located within 1 cm of the power pin.		
13	DV _{DD}		ceramic monolithic capacitor located within 1 cm of the power		
			pin.		
3	AGND		The ground return for the analog supply and signals.		
12	DGND		The ground return for the digital supply and signals.		

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Analog Supply Voltage AV_{DD} -0.3V to 6.5V Digital Supply Voltage DV_{DD} -0.3V to AV_{DD} + 0.3V, max 6.5V

Voltage on Any Pin to GND $$-0.3\mathrm{V}$$ to AV_DD

+0.3V

Input Current at Any Pin (Note 3) ± 10 mA Package Input Current(Note 3) ± 20 mA Power Dissipation at $T_A = 25$ °C See (Note 4)

ESD Susceptibility (Note 5)

Human Body Model 2500V Machine Model 250V

Soldering Temperature, Infrared,

10 seconds (Note 6) 260° CJunction Temperature $+150^{\circ}$ CStorage Temperature -65° C to $+150^{\circ}$ C

Operating Ratings (Notes 1, 2)

 $\begin{array}{lll} \text{Operating Temperature Range} & -40\,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85\,^{\circ}\text{C} \\ \text{AV}_{\text{DD}} \text{ Supply Voltage} & +2.7\text{V to } +5.25\text{V} \\ \text{DV}_{\text{DD}} \text{ Supply Voltage} & +2.7\text{V to } \text{AV}_{\text{DD}} \\ \text{Digital Input Pins Voltage Range} & -0.3\text{V to } \text{AV}_{\text{DD}} \\ \text{Clock Frequency} & 50 \text{ kHz to } 8 \text{ MHz} \\ \text{Analog Input Voltage} & 0\text{V to } \text{AV}_{\text{DD}} \\ \end{array}$

Package Thermal Resistance

Package	θ_{JA}
16-lead TSSOP on	
4-layer, 2 oz. PCB	96°C / W

ADC78H90 Converter Electrical Characteristics (Note 8)

The following specifications apply for AV_{DD} = DV_{DD} = +2.7V to 5.25V, AGND = DGND = 0V, f_{SCLK} = 8 MHz, f_{SAMPLE} = 500 KSPS, unless otherwise noted. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**: all other limits T_A = 25°C.

Symbol	Parameter	Conditions	Typical	Limits (Note 7)	Units
STATIC C	ONVERTER CHARACTERISTICS				
	Resolution with No Missing Codes			12	Bits
INL	Integral Non-Linearity	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±1	LSB (max)
DNL	Differential Non-Linearity	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±1	LSB (max)
V_{OFF}	Offset Error	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±2	LSB (max)
OEM	Offset Error Match	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±2	LSB (max)
GE	Gain Error	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±3	LSB (max)
GEM	Gain Error Match	$AV_{DD} = +5.0V, DV_{DD} = +3.0V$		±3	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS		•		
SINAD	Signal-to-Noise Plus Distortion Ratio	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	73	70	dB (min)
SNR	Signal-to-Noise Ratio	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	73	70.8	dB (min)
THD	Total Harmonic Distortion	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	-86	-74	dB (max)
SFDR	Spurious-Free Dynamic Range	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$ $f_{IN} = 40.2 \text{ kHz}, -0.02 \text{ dBFS}$	88	75.6	dB (min)
ENOB	Effective Number of Bits	$AV_{DD} = +5.0V, DV_{DD} = +3.0V,$	11.8	11.3	Bits (min)
	Channel-to-Channel Crosstalk	$AV_{DD} = +5.0V$, $DV_{DD} = +3.0V$, $f_{IN} = 40.2 \text{ kHz}$	-82		dB
IMP	Intermodulation Distortion, Second Order Terms	$AV_{DD} = +5.0V$, $DV_{DD} = +3.0V$, $f_a = 40.161$ kHz, $f_b = 41.015$ kHz	-93		dB
IMD	Intermodulation Distortion, Third Order Terms	$AV_{DD} = +5.0V$, $DV_{DD} = +3.0V$, $f_a = 40.161$ kHz, $f_b = 41.015$ kHz	-90		dB
EDDW/	O dD Full Davies Date duridate	$AV_{DD} = +5V$	11		MHz
FPBW	-3 dB Full Power Bandwidth	$AV_{DD} = +3V$	8		MHz

ADC78H90 Converter Electrical Characteristics (Note 8) (Continued) The following specifications apply for AV $_{DD}$ = DV $_{DD}$ = +2.7V to 5.25V, AGND = DGND = 0V, f $_{SCLK}$ = 8 MHz, f $_{SAMPLE}$ = 500 KSPS, unless otherwise noted. Boldface limits apply for T $_{A}$ = T $_{MIN}$ to T $_{MAX}$: all other limits T $_{A}$ = 25°C.

Symbol	Parameter	Conditions	Typical	Limits (Note 7)	Units
ANALOG	INPUT CHARACTERISTICS				
V _{IN}	Input Range		0 to AV _{DD}		V
I _{DCL}	DC Leakage Current			±1	μA (max)
<u> </u>	Innut Consoitance	Track Mode	33		pF
C _{INA}	Input Capacitance	Hold Mode	3		pF
DIGITAL I	INPUT CHARACTERISTICS		,		
		DV _{DD} = +4.75Vto +5.25V		2.4	V (min)
V_{IH}	Input High Voltage	$DV_{DD} = +2.7V \text{ to } +3.6V$		2.1	V (min)
V _{IL}	Input Low Voltage	$DV_{DD} = +2.7V \text{ to } +5.25V$		0.8	V (max)
I _{IN}	Input Current	V _{IN} = 0V or DV _{DD}	±0.01	±1	μA (max)
C _{IND}	Digital Input Capacitance		2	4	pF (max)
	OUTPUT CHARACTERISTICS				. , ,
V _{OH}	Output High Voltage	I_{SOURCE} = 200 μ A, DV_{DD} = +2.7V to +5.25V		DV _{DD} -0.5	V (min)
V _{OL}	Output Low Voltage	I _{SINK} = 200 μA		0.4	V (max)
I _{OZH} , I _{OZL}	TRI-STATE® Leakage Current	GIVE 1		±1	μA (max)
C _{OUT}	TRI-STATE® Output Capacitance		2	4	pF (max)
- 001	Output Coding		Stra	ight (Natural)	1 (/
POWER S	SUPPLY CHARACTERISTICS (CL = 10) pF)		<u>.</u>	,
AV_{DD} , DV_{DD} Analog and Digital Supply Voltage				2.7	V (min)
	Analog and Digital Supply Voltages	$AV_{DD} \ge DV_{DD}$		5.25	V (max)
Total Supply Current, Normal Mode	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V,$ $f_{SAMPLE} = 500 \text{ kSPS}, f_{IN} = 40 \text{ kHz}$	1.65	2.3	mA (max)	
	(Operational, CS low)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V,$ $f_{SAMPLE} = 500 \text{ kSPS}, f_{IN} = 40 \text{ kHz}$	0.5	2.3	mA (max)
l _A + l _D	Total Supply Current, Shutdown (CS	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V,$ $f_{SAMPLE} = 0 \text{ kSPS}$	200		nA
	high)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V,$ $f_{SAMPLE} = 0 \text{ kSPS}$	200		nA
	Power Consumption, Normal Mode	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V$	8.3	12	mW (max)
D	(Operational, CS low)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V$	1.5	8.3	mW (max)
P_{D}	Power Consumption, Shutdown (CS	$AV_{DD} = DV_{DD} = +4.75V \text{ to } +5.25V$	0.5		μW
	high)	$AV_{DD} = DV_{DD} = +2.7V \text{ to } +3.6V$	0.3		μW
AC ELEC	TRICAL CHARACTERISTICS		•		
f _{sclk}	Maximum Clock Frequency			8	MHz (min)
f _{SMIN}	Minimum Clock Frequency		50		kHz
f _s	Maximum Sample Rate			500	KSPS (min
t _{CONV}	Conversion Time			13	SCLK cycle
	0011/10 1 0 1		F.0	40	% (min)
DC	SCLK Duty Cycle		50	60	% (max)
t _{ACQ}	Track/Hold Acquisition Time	Full-Scale Step Input		3	SCLK cycle
	Throughput Time	Acquisition Time + Conversion Time		16	SCLK cycle
RATE	Throughput Rate			500	kSPS (min
IIAIE	Aperture Delay	<u> </u>			- /

ADC78H90 Timing Specifications

The following specifications apply for AV_{DD} = DV_{DD} = +2.7V to 5.25V, AGND = DGND = 0V, f_{SCLK} = 8 MHz, f_{SAMPLE} = 500 KSPS, C_L = 50 pF, **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**: all other limits T_A = 25°C.

Symbol	Parameter	Conditions	Typical	Limits (Note 7)	Units
t _{1a}	Setup Time SCLK High to $\overline{\text{CS}}$ Falling Edge	(Note 9)		10	ns (min)
t _{1b}	Hold time SCLK Low to $\overline{\text{CS}}$ Falling Edge	(Note 9)		10	ns (min)
t ₂	Delay from CS Until DOUT active			30	ns (max)
t ₃	Data Access Time after SCLK Falling Edge			30	ns (max)
t ₄	Data Setup Time Prior to SCLK Rising Edge			10	ns (min)
t ₅	Data Valid SCLK Hold Time			10	ns (min)
t ₆	SCLK High Pulse Width			0.4 x t _{SCLK}	ns (min)
t ₇	SCLK Low Pulse Width			0.4 x t _{SCLK}	ns (min)
t ₈	CS Rising Edge to DOUT High-Impedance			20	ns (max)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGND$ or $V_{IN} > V_A$ or V_D), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.

Note 4: The absolute maximum junction temperature $(T_J max)$ for this device is 150°C. The maximum allowable power dissipation is dictated by $T_J max$, the junction-to-ambient thermal resistance (θ_{JA}) , and the ambient temperature (T_A) , and can be calculated using the formula $P_D MAX = (T_J max - T_A)/\theta_{JA}$. In the 16-pin TSSOP, θ_{JA} is 96°C/W, so $P_D MAX = 1,200$ mW at 25°C and 625 mW at the maximum operating ambient temperature of 85°C. Note that the power consumption of this device under normal operation is a maximum of 12 mW. The values for maximum power dissipation listed above will be reached only when the ADC78H90 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 k Ω resistor. Machine model is 220 pF discharged through ZERO ohms


Note 6: See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices.

Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 8: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: Clock may be in any state (high or low) when $\overline{\text{CS}}$ is asserted, with the restrictions on setup and hold time given by t_{1a} and t_{1b} .


Timing Diagrams



Timing Test Circuit



ADC78H90 Serial Timing Diagram



SCLK and $\overline{\text{CS}}$ Timing Parameters

Specification Definitions

ACQUISITION TIME is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage. This is 4 clock cycles for the ADC78H90.

APERTURE DELAY is the time between the fourth falling SCLK edge of a conversion and the time when the input signal is acquired or held for conversion.

CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word. This is 13 clock cycles for the ADC78H90.

CROSSTALK is the coupling of energy from one channel into the other channel, or the amount of signal energy from one analog input that appears at the measured analog input.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (V_{REF} - 1.5 LSB), after adjusting for offset error.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale ($\frac{1}{2}$ LSB below the first code transition) through positive full scale ($\frac{1}{2}$ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third

order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in $\mathrm{d}\mathrm{B}$.

MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC78H90 is guaranteed not to have any missing codes.

OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding d.c.


TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as


THD = 20 x log
$$\sqrt{\frac{f_2^2 + \dots + f_6^2}{f_1^2}}$$

where f_1 is the RMS power of the input frequency at the output and f_2 through f_6 are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time. In the case of the ADC78H90, this is 16 SCLK periods.


Typical Performance Characteristics $T_A = +25^{\circ}C$, $f_{SAMPLE} = 500$ kSPS, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated.








DNL

1.0














Typical Performance Characteristics $T_A = +25^{\circ}C$, $f_{SAMPLE} = 500$ kSPS, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated. (Continued)
















Typical Performance Characteristics $T_A = +25^{\circ}C$, $f_{SAMPLE} = 500$ kSPS, $f_{SCLK} = 8$ MHz, $f_{IN} = 40.2$ kHz unless otherwise stated. (Continued)

Spectral Response




Spectral Response



20079331

Power Consumption vs. Throughput



Applications Information

1.0 ADC78H90 OPERATION

The ADC78H90 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter. Simplified schematics of the ADC78H90 in both track and hold operation are shown in Figures 1, 2, respectively. In Figure 1, the ADC78H90 is in track mode: switch SW1 connects the sampling capacitor to one of eight analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC78H90 is in this state for the first three SCLK cycles after $\overline{\text{CS}}$ is brought low.

Figure 2 shows the ADC78H90 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC78H90 is in this state for the last thirteen SCLK cycles after $\overline{\text{CS}}$ is brought low.




FIGURE 1. ADC78H90 in Track Mode




FIGURE 2. ADC78H90 in Hold Mode

11

The time when $\overline{\text{CS}}$ is low is considered a serial frame. Each of these frames should contain an integer multiple of 16 SCLK cycles, during which time a conversion is performed and clocked out at the DOUT pin and data is clocked into the DIN pin to indicate the multiplexer address for the next conversion.

2.0 USING THE ADC78H90

A ADC78H90 timing diagram is shown in *Figure 3*. A serial interface timing diagram for the ADC78H90 is shown in the Timing Diagrams section. $\overline{\text{CS}}$ is chip select, which initiates

conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC78H90's Control Register is placed on DIN, the serial data input pin. New data is written to DIN with each conversion.

Applications Information (Continued)




FIGURE 3. ADC78H90 Timing Diagram

A serial frame is initiated on the falling edge of \overline{CS} and ends on the rising edge of \overline{CS} . Each frame must contain an integer multiple of 16 rising SCLK edges. The ADC output data (DOUT) is in a high impedance state when \overline{CS} is high and is active when \overline{CS} is low. Thus, \overline{CS} acts as an output enable. Additionally, the device goes into a power down state when \overline{CS} is high.

During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out, MSB first. That is, for rising edges 1 through 3 after the fall of $\overline{\text{CS}}$, the ADC is in the track mode and for rising edges 4 through 16 a conversion is performed and the data is clocked out. If there are more than one conversion in a frame, the ADC will re-enter the track mode on the falling edge of SCLK after the N*16th rising edge of SCLK, and re-enter the hold/convert mode on the N*16+4th rising edge of SCLK, where "N" must be an integer.

When $\overline{\text{CS}}$ is brought high, SCLK is internally gated off. If SCLK is stopped in the low state while $\overline{\text{CS}}$ is high, the

subsequent fall of $\overline{\text{CS}}$ will generate a falling edge of the internal version of SCLK, putting the ADC into the track mode. This is seen by the ADC as the first falling edge of SCLK. If SCLK is stopped with SCLK high, the ADC enters the track mode on the first falling edge of SCLK after the falling edge of $\overline{\text{CS}}$.

During each conversion, data is clocked into the DIN pin on the first 8 rising edges of SCLK after the fall of $\overline{\text{CS}}$. For each conversion, it is necessary to clock in the data indicating the input that is selected for the conversion after the current one. See *Tables 1, 2, 3*

The first conversion after power up is meaningless information and should be ignored.

If $\overline{\text{CS}}$ and SCLK go low simultaneously, it is the following rising edge of SCLK that is considered the first rising edge for clocking data into DIN.

TABLE 1. Control Register Bits

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC

TABLE 2. Control Register Bit Descriptions

Bit #:	Symbol:	Description
7, 6, 2, 1, 0	DONTC	Don't care. The value of these bit do not affect the device.
5	ADD2	These three bits determine which input channel will be sampled and
4	ADD1	converted on the next falling edge of CS. The mapping between codes and
3	ADD0	channels is shown in <i>Table 3</i> .

Applications Information (Continued)

TABLE 3. Input Channel Selection

ADD2	ADD1	ADD0	Input Channel
0	0	0	AIN1 (Default)
0	0	1	AIN2
0	1	0	AIN3
0	1	1	AIN4
1	0	0	AIN5
1	0	1	AIN6
1	1	0	AIN7
1	1	1	AIN8

3.0 ADC78H90 TRANSFER FUNCTION

The output format of the ADC89H90 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC78H90 is AV $_{\rm DD}$ / 4096. The ideal transfer characteristic is shown in Figure 4. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0000 0001 is at 1/2 LSB, or a voltage of AV $_{\rm DD}$ / 8192. Other code transitions occur at steps of one LSB.




FIGURE 4. Ideal Transfer Characteristic




FIGURE 5. Typical Application Circuit

4.0 TYPICAL APPLICATION CIRCUIT

A typical application of the ADC78H90 is shown in *Figure 5*. The split analog and digital supplies are both provided in this example by the National LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The analog supply is bypassed with a capacitor network located close to the ADC78H90. The digital supply is separated from the analog supply by an isolation resistor and conditioned with additional bypass capacitors. The ADC78H90 uses the analog supply (AV $_{\rm DD}$) as its reference voltage, so it is very important that AV $_{\rm DD}$ be kept as clean as possible. Because of the ADC78H90's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The four-wire interface is also shown connected to a microprocessor or DSP.

Applications Information (Continued)

5.0 ANALOG INPUTS

An equivalent circuit for one of the ADC78H90's input channels is shown in *Figure 6*. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should an analog input go beyond (AV $_{\rm DD}$ + 300 mV) or (GND - 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation.

The capacitor C1 in *Figure 6* has a typical value of 3 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch, and is typically 500 ohms. Capacitor C2 is the ADC78H90 sampling capacitor, and is typically 30 pF. The ADC78H90 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC78H90 to sample AC signals. Also important when sampling dynamic signals is a band-pass or low-pass filter to reduce harmonics and noise, improving dynamic performance.




FIGURE 6. Equivalent Input Circuit

6.0 DIGITAL INPUTS AND OUTPUTS

The ADC78H90's digital inputs (SCLK, $\overline{\text{CS}}$, and DIN) are limited by and cannot exceed the analog supply voltage $\overline{\text{AV}_{DD}}$. The digital input pins are not prone to latch-up; SCLK, $\overline{\text{CS}}$, and DIN may be asserted before DV_{DD} without any risk.

7.0 POWER SUPPLY CONSIDERATIONS

The ADC78H90 has two supplies, although they could both have the same potential. There are two major power supply concerns with this product. They are relative power supply levels, including power on sequencing, and the effect of digital supply noise on the analog supply.

7.1 Power Management

The ADC78H90 is a dual-supply device. These two supplies share ESD resources, and thus care must be exercised to ensure that the power supplies are applied in the correct sequence. To avoid turning on the ESD diodes, the digital supply (DV $_{\rm DD}$) cannot exceed the analog supply (AV $_{\rm DD}$) by more than 300 mV. The ADC78H90's analog power supply must, therefore, be applied before (or concurrently with) the digital power supply.

The ADC78H90 is fully powered-up whenever $\overline{\text{CS}}$ is low, and fully powered-down whenever $\overline{\text{CS}}$ is high, with one exception: the ADC78H90 automatically enters power-down mode between the 16th falling edge of a conversion and the 1st falling edge of the subsequent conversion (see *Figure 3*).

The user does not need to worry about any kind of power-up delays or dummy conversions with the ADC78H90. The part is able to acquire input to full resolution in the first conversion immediately following power-up.

The ADC78H90 can perform multiple conversions back to back; each conversion requires 16 SCLK cycles. The $\overline{\text{ADC78H90}}$ will perform conversions continuously as long as $\overline{\text{CS}}$ is held low.


The user may trade off throughput for power consumption by simply performing fewer conversions per unit time. The Power Consumption vs. Sample Rate curve in the Typical Performance Curves section shows the typical power consumption of the ADC78H90 versus throughput. To calculate the power consumption, simply multiply the fraction of time spent in the normal mode by the normal mode power consumption (8.3 mW with AV $_{\rm DD} = {\rm DV}_{\rm DD} = +3.6{\rm V}$, for example), and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power dissipation (0.3 mW with AV $_{\rm DD} = {\rm DV}_{\rm DD} = +3.6{\rm V}$).

7.2 Power Supply Noise Considerations

The charging of any output load capacitance requires current from the digital supply, DV_{DD}. The current pulses required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If these variations are large enough, they could cause degrade SNR and SINAD performance of the ADC. Furthermore, if the analog and digital supplies are tied directly together, the noise on the digital supply will be coupled directly into the analog supply, causing greater performance degradation than noise on the digital supply. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger is the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

The first solution is to decouple the analog and digital supplies from each other, or use separate supplies for them, to keep digital noise out of the analog supply. To keep noise out of the digital supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 25 pF, use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.

Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead TSSOP
Order Number ADC78H90CIMT, ADC78H90CIMTX
NS Package Number MTC16

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center Email: new feedback@nsc.c

Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560