June 1999

National Semiconductor

CLC440 High-Speed, Low-Power, Voltage Feedback Op Amp

General Description

The CLC440 is a wideband, low-power, voltage feedback op amp that offers 750MHz unity-gain bandwidth, 1500V/µs slew rate, and 90mA output current. For video applications, the CLC440 sets new standards for voltage feedback monolithics by offering the impressive combination of 0.015% differential gain and 0.025° differential phase errors while dissipating a mere 70mW.

The CLC440 incorporates the proven properties of Comlinear's current feedback amplifiers (high bandwidth, fast slewing, etc.) into a "classical" voltage feedback architecture. This amplifier possesses truly differential and fully symmetrical inputs both having a high $900k\Omega$ impedance with matched low input bias currents. Furthermore, since the CLC440 incorporates voltage feedback, a specific R_f is not required for stability. This flexibility in choosing R_f allows for numerous applications in wideband filtering and integration.


Unlike several other high-speed voltage feedback op amps, the CLC440 operates with a wide range of dual or single supplies allowing for use in a multitude of applications with limited supply availability. The CLC440's low $3.5 \text{nV}/\sqrt{\text{Hz}(e_n)}$ and $2.5 \text{pA}/\sqrt{\text{Hz}(i_n)}$ noise sets a very low noise floor.


Features

- Unity-gain stable
- High unity-gain bandwidth: 750MHz
- Ultra-low differential gain: 0.015%
- Very low differential phase: 0.025°
- Low power: 70mW
- Extremely fast slew rate: 1500V/µs
- High output current: 90mA
- Low noise: 3.5nV/√Hz
- Dual ±2.5V to ±6V or single 5V to 12V supplies

Applications

- Professional video
- Graphics workstations
- Test equipment
- Video switching & routing
- Communications
- Medical imaging
- A/D drivers
- Photo diode transimpedance amplifiers
- Improved replacement for CLC420 or OPA620





CLC440 Electrical Characteristics (A_V = +2, R_f = R_g = 250 Ω : V_{cc} = \pm 5V, R_L = 100 Ω unless specified)

| PARAMETERS | CONDITIONS | TYP | MIM | V/MAX RATIN | IGS | UNITS | NOTES |
|---|--|--------------|-------------|-------------|-------------|-----------|-------|
| Ambient Temperature | CLC440 | +25°C | +25°C | 0 to 70°C | -40 to 85°C | | |
| FREQUENCY DOMAIN RESPONSE | | | | | | | |
| -3dB bandwidth A _V =+2 | $V_{out} < 0.2V_{pp}$ | 260 | 165 | 165 | 135 | MHz | |
| | $V_{\text{out}}^{\text{out}} < 4.0V_{\text{pp}}^{\text{pp}}$ $V_{\text{out}} < 0.2V_{\text{pp}}$ | 190 | 150 | 135 | 130 | MHz | |
| -3dB bandwidth $A_V = +1$ | $V_{out} < 0.2V_{pp}$ | 750 | | | | MHz | |
| gain bandwidth product | $V_{\text{out}} < 0.2V_{\text{pp}}$ | 230 | 0.45 | 0.00 | 0.00 | MHz | |
| gain flatness linear phase deviation | $V_{out} < 0.2V_{pp}$ $V_{out} < 2.0V_{pp}$ DC to 75MHz $V_{out} < 2.0V_{pp}$ DC to 75MHz 4.43 MHz, R_L =150 Ω | 0.05 | 0.15 1.2 | 0.20 1.5 | 0.20 1.5 | dB dog | |
| differential gain | V _{out} < 2.0V _{pp} DC to 75MH2 4.43MHz P. =1500 | 0.8 0.015 | 0.03 | 0.04 | 0.04 | deg % | |
| differential phase | 4.43MHz, $R_L = 150\Omega$ | 0.013 | 0.05 | 0.04 | 0.04 | deg | |
| TIME DOMAIN RESPONSE | | | | | | | |
| rise and fall time | 2V step | 1.5 | 2.0 | 2.2 | 2.5 | ns | |
| | 4V step | 3.2 | 4.2 | 4.5 | 5.0 | ns | |
| settling time to 0.05% | 2V step | 10 | 14 | 16 | 16 | ns | |
| overshoot | 4V step | 7 | 13 | 13 | 13 | % | |
| slew rate | 4V step, ±0.5V crossing | 1500 | 900 | 750 | 600 | V/µs | |
| DISTORTION AND NOISE RESP | | | | | | | |
| 2nd harmonic distortion | 2V _{pp} , 5MHz | -64 | -59 | -59 | -59 | dBc | |
| | 2V _{pp} , 20MHz 2V _{pp} , 5MHz 2V _{pp} , 20MHz | -52 | -46 | -46 | -46 | dBc | |
| 3rd harmonic distortion | 2V _{pp} , 5MHz | -70 | -65 | -64 | -64 | dBc | |
| equivalent input noise | zv _{pp} , zuivimz | -51 | -45 | -43 | -43 | dBc | |
| voltage | >1MHz | 3.5 | 4.5 | 5.0 | 5.0 | nV/√Hz | |
| current | >1MHz | 2.5 | 3.5 | 4.0 | 4.0 | pA/√Hz | |
| STATIC DC PERFORMANCE | | | | | | | |
| input offset voltage | | 1.0 | 3.0 | 3.5 | 4.0 | mV | Α |
| average drift | | 5.0 | | 10 | 10 | μV/°C | |
| input bias current | | 10 | 30 | 35 | 40 | μA | A |
| average drift | | 30 | | 50 | 60 | nA/°C | |
| input offset current | | 0.5 | 2.0 | 2.0 | 3.0 | μΑ | A |
| average drift | | 3.0 | | 10 | 10 | nA/°C | |
| power supply rejection ratio | DC | 65 | 58 | 58 | 58 | dB | |
| common-mode rejection ratio | DC | 80 | 65 | 60 | 60 | dB | |
| supply current | R _L = ∞ | 7.0 | 7.5 | 8.0 | 8.0 | mA | Α |
| MISCELLANEOUS PERFORMA | NCF | | | | | | |
| input resistance | common-mode | 900 | 500 | 400 | 300 | kΩ | |
| input capacitance | common-mode | 1.2 | 2.0 | 2.0 | 2.0 | pF | |
| | differential-mode | 0.5 | 1.0 | 1.0 | 1.0 | pF | |
| input voltage range | common-mode | ±3.0 | ±2.8 | ±2.7 | ±2.7 | V | |
| output voltage range | $R_L = 100\Omega$ | ±2.5 | ±2.3 | ±2.2 | ±2.2 | V | |
| output voltage range | R _L =∞ | ±3.0 | ±2.8 | ±2.7 | ±2.7 | V | |
| output current | | ±80 | ±72 | ±65 | ±45 | mA | |

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

| Absolute Maximum | Ratings |
|---|-----------------|
| voltage supply | ±6V |
| Iout is short circuit protected to ground | |
| common-mode input voltage | ±Vcc |
| maximum junction temperature | +150°C |
| storage temperature range | -65°C to +150°C |
| lead temperature (soldering 10 sec) | +300°C |
| ESD rating (human bodey model) | <1000V |
| | |


| Package Thermal Resistance | | | | |
|----------------------------|------------------|---------------|--|--|
| Package | $\theta_{ m jc}$ | θ_{ja} | | |
| Plastic (AJP) | 70°/W | 125°/W | | |
| Surface Mount (AJE) | 60°/W | 140°/W | | |
| CerDip | 40°/W | 130°/W | | |

| Ordering Information | | | | |
|-------------------------------------|---|--|--|--|
| Model | Temperature Range | Description | | |
| CLC440AJP CLC440AJE CLC440A8B | -40°C to +85°C -40°C to +85°C -55°C to +125°C | 8-pin PDIP 8-pin SOIC 8-pin hermetic CerDIP, | | |
| CLC440A8B | -55 6 to +125 6 | 8-pin nermetic Cerdip, MII -STD-883 | | |


Contact factory for SMD number.

| Notes | |
|---|----|
| A) J-level: spec is 100% tested at +25°C. | |
| Transitor Count | 46 |

CLC440 Typical Performance Characteristics (A_V = +2, R_f = 250 Ω : V_{cc} = \pm 5V, R_L = 100 Ω unless specified)



CLC440 Typical Performance Characteristics (A_V = +2, R_f = 250Ω: V_{cc} = ± 5V, R_L = 100Ω unless specified)



APPLICATION INFORMATION

10⁻³ 10⁻²

10⁻⁵ 10⁻⁴

Time (s)

General Design Equations

Time (ns)

20

0

The CLC440 is a unity gain stable voltage feedback amplifier. The matched input bias currents track well over temperature. This allows the DC offset to be minimized by matching the impedance seen by both inputs.

-0.1 Settling

100

10⁻⁸ 10⁻⁷ 10⁻⁶

Gain

The non-inverting and inverting gain equations for the CLC440 are as follows:

Non-inverting Gain:
$$1 + \frac{R_f}{R_g}$$

Inverting Gain:
$$-\frac{R_f}{R_\alpha}$$

Gain Bandwidth Product

The CLC440 is a voltage feedback amplifier, whose closed-loop bandwidth is approximately equal to the gain-bandwidth product (GBP) divided by the gain (Av). For gains greater than 5, Av sets the closed-loop bandwidth of the CLC440.

Closed Loop Bandwidth =
$$\frac{GBP}{A_v}$$

$$A_v = \frac{\left(R_f + R_g\right)}{R_g}$$

$$GBP = 230MHz$$

For gains less than 5, refer to the frequency response plots to determine maximum bandwidth.

Output Drive and Settling Time Performance

The CLC440 has large output current capability. The 90mA of output current makes the CLC440 an excellent choice for applications such as:

Common-Mode Input Voltage (V)

4.0

- Video Line Drivers
- Distribution Amplifiers

-20

When driving a capacitive load or coaxial cable, include a series resistance R_S to back match or improve settling time. Refer to the "Settling Time vs. Capacitive Load" plot in the typical performance section to determine the recommended resistance for various capacitive loads.

When driving resistive loads of under 500 Ω , settling time performance diminishes. This degradation occurs because a small change in voltage on the output causes a large change of current in the power supplies. This current creates ringing on the power supplies. A small resistor will dampen this effect if placed in series with the 6.8µF bypass capacitor.

Noise Figure

Noise Figure (NF) is a measure of noise degradation caused by an amplifier.


NF = 10LOG
$$\left(\frac{S_i/N_i}{S_o/N_o}\right)$$
 = 10LOG $\left(\frac{e_{ni}^2}{e_t^2}\right)$

eni = Total Equivalent Input Noise Density Due to the Amplifier

 e_t = Thermal Voltage Noise ($\sqrt{4kTR}_{seq}$)

Figure 1 shows the noise model for the non-inverting amplifier configuration. The model includes all of the following noise sources:

- Input voltage noise (e_n)
- Input current noise (i_n = i_{n+} = i_{n-})
 Thermal Voltage Noise (e_t) associated with each external resistor



R_{seq} = R_s for Unterminated Systems R_{seq} = R_s II R_T for Terminated Systems

Figure 1: Non-inverting Amplifier Noise Model

The total equivalent input noise density is calculated by using the noise model shown. Equations 1 and 2 represent the noise equation and the resulting equation for noise figure.

$$e_{ni} = \sqrt{{e_n}^2 + {i_n}^2 \bigg({R_{seq}}^2 + \bigg({R_f IIR_g}\bigg)^2\bigg) + 4kTR_{seq} + 4kT\bigg({R_f IIR_g}\bigg)}$$

Equation 1: Noise Equation

$$NF = 10LOG \left(\frac{e_n^2 + i_n^2 \left(R_{seq}^2 + \left(R_f IIR_g \right)^2 \right) + 4kTR_{seq} + 4kT \left(R_f IIR_g \right)}{4kTR_{seq}} \right)$$

Equation 2: Noise Figure Equation

The noise figure is related to the equivalent source resistance (R_{seq}) and the parallel combination of R_{f} and R_{a.} To minimize noise figure, the following steps are recommended:

- $\begin{tabular}{l} \bullet & Minimize & R_fIIR_g \\ \bullet & Choose & the optimum & R_s (R_{OPT}) \\ \end{tabular}$

ROPT is the point at which the NF curve reaches a minimum and is approximated by:

$$R_{OPT} \cong \frac{e_n}{i_n}$$

Figure 2 is a plot of NF vs R_s with $R_f = 0$, $R_g = \infty$ $(A_v = +1)$. The NF curves for both Unterminated and Terminated systems are shown. The Terminated curve assumes R_s = R_T. The table indicates the NF for various source resistances including $R_s = R_{OPT}$.

Layout Considerations

A proper printed circuit layout is essential for achieving high frequency performance. National provides evaluation boards for the CLC440 (CLC730055-DIP, CLC730060-SOIC) and suggests their use as a guide for high frequency layout and as an aid in device testing and




Figure 2: Noise Figure vs. Source Resistance

These boards were laid out for optimum, high-speed performance. The ground plane was removed near the input and output pins to reduce parasitic capacitance. And all trace lengths were minimized to reduce series inductances.


Supply bypassing is required for the amplifiers performance. The bypass capacitors provide a low impedance return current path at the supply pins. They also provide high frequency filtering on the power supply traces. 6.8µF tantalum, 0.01µF ceramic, and 500pF ceramic capacitors are recommended on both supplies. Place the 6.8µF capacitors within 0.75 inches of the power pins, and the 0.01µF and 500pF capacitors less than 0.1 inches from the power pins.

Dip sockets add parasitic capacitance and inductance which can cause peaking in the frequency response and overshoot in the time domain response. If sockets are necessary, flush-mount socket pins are recommended. The device holes in the 730055 evaluation board are sized for Cambion P/N 450-2598 socket pins, or their functional equivalent.

Applications Circuits

Transimpedance Amplifier

The low 2.5pA/√Hz input current noise and unity gain stability make the CLC440 an excellent choice for transimpedance applications. Figure 3 illustrates a low noise transimpedance amplifier that is commonly implemented with photo diodes. R_f sets the transimpedance gain. The photo diode current multiplied by R_f determines the output voltage.



The capacitances are defined as:

- C_{in} = Internal Input Capacitance of the CLC440 (typ 1.2pF)
- C_d = Equivalent Diode Capacitance
- C_f = Feedback Capacitance

The transimpedance plot in the typical performance section provides the recommended $C_{\rm f}$ and expected bandwidth for different gains and diode capacitances. The feedback capacitances indicated on the plot give optimum gain flatness and stability. If a smaller capacitance is used, then peaking will occur. The frequency response shown in Figure 4 illustrates the influence of the feedback capacitance on gain flatness.




Figure 4

The total input current noise density (i_{ni}) for the basic transimpedance configuration is shown in Equation 3. The plot of current noise density versus feedback resistance is shown in Figure 5.




Figure 5

$$i_{ni} = \sqrt{i_n + \left(\frac{e_n^2}{R_f}\right)^2 + \frac{4kT}{R_f}}$$

Equation 3: Total Equivalent Input Referred Current Noise Density

Rectifier

The large bandwidth of the CLC440 allows for high speed rectification. A common rectifier topology is shown in Figure 6. R_1 and R_2 set the gain of the rectifier. V_{out} for a 5MHz, $2V_{pp}$ sinusoidal input is shown in Figure 7.




Figure 6: Rectifier Topology




Figure 7: Rectifier Output

Tunable Low Pass Filter

The center frequency of the low pass filter (LPF) can be adjusted by varying the CLC522 gain control voltage, $\rm V_g$.




Figure 8: Tunable Low Pass Filter

This page intentionally left blank.

Customer Design Applications Support

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

Life Support Policy

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.

2501 Miramar Tower 1-23 Kimberley Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600

Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.

Tel: 81-043-299-2309 Fax: 81-043-299-2408