



# CLC501

## High-Speed Output Clamping Op Amp

### General Description

The CLC501 is a high-speed current-feedback op amp with the unique feature of output voltage clamping. This feature allows both the maximum positive ( $V_{high}$ ) and negative ( $V_{low}$ ) output voltage levels to be established. This is useful in a number of applications in which "downstream" circuitry must be protected from overdriving input signals. Not only can this prevent damage to downstream circuitry, but can also reduce time delays since saturation is avoided. The CLC501's very fast 1ns overload/clamping recovery time is useful in applications in which information-containing signals follow overdriving signals.

Engineers designing high-resolution, subranging A/D systems have long sought an amplifier capable of meeting the demanding requirements of the residue amplifier function. Amplifiers providing the residue function must not only settle quickly, but recover from overdrive quickly, protect the second stage A/D, and provide high fidelity at relatively high gain settings. The CLC501, which excels in these areas, is the ideal design solution in this onerous application. To further support this application, the CLC501 is both characterized and tested at a gain setting of +32—the most common gain setting for residue amplifier applications.

The CLC501's other features provide a quick, high-performance design solution. Since the CLC501's current feedback design requires no external compensation, designers need not spend their time designing compensation networks. The small 8-pin package and low, 180mW power consumption make the CLC501 ideal in numerous applications having small power and size budgets.

The CLC501 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:

CLC501AJP -40°C to +85°C 8-pin plastic DIP  
 CLC501AJE -40°C to +85°C 8-pin plastic SOIC  
 DESC SMD number: 5962-89974


### Features

- Output clamping ( $V_{high}$  and  $V_{low}$ )
- 1ns recovery from clamping/overdrive
- 0.05% settling in 12ns
- Characterized and guaranteed at  $A_v = +32$
- Low power, 180mW


### Applications

- Residue amplifier in high-accuracy, subranging A/D systems
- High-speed communications
- Output clamping applications
- Pulse amplitude modulation systems



Clamped Pulse Response



Non-Inverting Frequency Response



Pinout  
DIP & SOIC



# CLC501 Electrical Characteristics ( $A_v = +32$ , $V_{cc} = \pm 5V$ , $R_L = 100\Omega$ , $R_f = 1.5\Omega$ , $V_H = +3V$ ; unless specified)

PARAMETERS	CONDITIONS	TYP	MAX & MIN RATINGS			UNITS	SYMBOL
Ambient Temperature	CLC501AJ	+25°C	-40°C	+25°C	+85°C		
<b>FREQUENCY DOMAIN PERFORMANCE</b>							
-3dB bandwidth	$V_{out} < 5V_{pp}$	75	>60	>60	>45	MHz	SSBW
-3dB bandwidth	@ $A_v = +20$ , $V_{out} < 2V_{pp}$	110	>85	>85	>55	MHz	SS20
gain flatness	$V_{out} < 5V_{pp}$						
peaking <sup>1</sup>	<15MHz	0	<0.1	<0.1	<0.1	dB	GFPL
peaking	>15MHz	0	<0.2	<0.2	<0.2	dB	GFPH
rolloff <sup>1</sup>	<30MHz	0.2	<1.0	<1.0	<1.3	dB	GFR
linear phase deviation	DC to 30MHz	0.2	<1.0	<1.0	<1.0	°	LPD
<b>TIME DOMAIN PERFORMANCE</b>							
rise and fall time	2V step	4.7	<5.8	<5.8	<7.8	ns	TRS
	5V step	5.5	<6.5	<6.5	<8.0	ns	TRL
settling time to $\pm 0.05\%$	2V step	12	<18	<18	<24	ns	TSP
overshoot	2V step	0	<5	<5	<5	%	OS
slew rate		1200	>800	>800	>700	V/ $\mu s$	SR
<b>DISTORTION AND NOISE PERFORMANCE</b>							
2nd harmonic distortion	$2V_{pp}$ , 20MHz	-45	<-30	<-33	<-30	dBc	HD2
3rd harmonic distortion	$2V_{pp}$ , 20MHz	-60	<-45	<-50	<-50	dBc	HD3
equivalent input noise <sup>2</sup>							
noise floor	>1MHz	-158	<-156	<-156	<-155	dBm(1Hz)	SNF
integrated noise	1MHz to 100MHz	28	<35	<35	<40	$\mu V$	INV
<b>CLAMP PERFORMANCE</b>							
overshoot in clamp	32x overdrive	5	—	<15	—	%	OVC
overload recovery from clamp	32x overdrive	1	<3	<3	<3	ns	TSO
$V_{io}$ drift after recovery		150	<200	<200	<200	$\mu V$	CDR
* clamp accuracy	>2x overdrive	0.1	<0.2	<0.2	<0.2	V	VOC
input bias current on $V_H$ , $V_L$		20	<100	<50	<50	$\mu A$	ICL
-3dB bandwidth	$V_L$ , $V_H = 2V_{pp}$	50	—	—	—	MHz	CBW
useful clamping range	$V_H$ or $V_L$		< $\pm 3.0$	< $\pm 3.3$	< $\pm 3.3$	V	CMC
<b>STATIC, DC PERFORMANCE</b>							
*input offset voltage		1.5	<4.6	<3.0	<5.0	mV	VIO
average temperature coefficient		10	<20	—	<20	$\mu V/^\circ C$	DVIO
*input bias current	non-inverting	10	<37	<25	<35	$\mu A$	IBN
average temperature coefficient		100	<150	—	<100	nA/ $^\circ C$	DIBN
*input bias current	inverting	10	<46	<30	<40	$\mu A$	IBI
average temperature coefficient		100	<200	—	<100	nA/ $^\circ C$	DIBI
power supply rejection ratio		70	>55	>60	>60	dB	PSRR
common mode rejection ratio		70	>55	>60	>60	dB	CMRR
*supply current	no load	18	<25	<24	<24	mA	ICC
<b>MISCELLANEOUS PERFORMANCE</b>							
non-inverting input	resistance	150	>50	>100	>100	k $\Omega$	RIN
	capacitance	4	<7	<7	<7	pF	CIN
output impedance	at DC	0.2	<0.3	<0.3	<0.3	$\Omega$	RO
common mode input range		3.0	>2.0	>2.5	>2.5	V	CMIR
output voltage range	no load	$\pm 3.5V$	> $\pm 3.0$	> $\pm 3.2$	> $\pm 3.2$	V	VO
output current	-40°C to +85°C	$\pm 60$	> $\pm 35$	> $\pm 50$	> $\pm 50$	mA	IO
	-55°C to +125°C	$\pm 60$	> $\pm 30$	> $\pm 50$	> $\pm 50$	mA	IO

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

## Absolute Maximum Ratings

$V_{cc}$	$\pm 7V$
$I_{out}$	output is short circuit protected to ground, but maximum reliability will be maintained if $I_{out}$ does not exceed...
	60mA
common mode input voltage	$\pm V_{cc}$
junction temperature	+150°C
operating temperature range	
AJ:	-40°C to +85°C
storage temperature range	-65°C to +150°C
lead solder duration (+300°C)	10 sec
ESD rating (human body model)	<1000V

## Miscellaneous Ratings

recommended gain range: +7 to +50, -1 to -50

### NOTES:


\* AJ 100% tested at +25°C, sample at +85°C.

## Package Thermal Resistance


Package	$\theta_{JC}$	$\theta_{JA}$
AJP	70°C/W	125°C/W
AJE	65°C/W	145°C/W
CERDIP	45°C/W	135°C/W

# Typical Performance Characteristics ( $T_A = 25^\circ$ , $A_v = +32$ , $V_{CC} = \pm 5V$ , $R_L = 100\Omega$ , $R_f = 1.5k\Omega$ , $V_H = +3V$ , $V_L = -3V$ )


**Non-Inverting Frequency Response**




**Inverting Frequency Response**




**Frequency Response for various  $R_L$ s**




**Open-Loop Transimpedance Gain,  $Z(s)$**




**2nd and 3rd Harmonic Distortion**




**2-Tone, 3rd Order Intermodulation Intercept**




**Equivalent Input Noise**




**CMRR and PSRR**




**Clamped Pulse Response**




**Settling, Clamped (32x overdrive)**




**Long-Term Settling, Clamped (32x overdrive)**




**Nonlinearity Near Clamp Voltage**




**Settling, Unclamped**




**Long-Term Settling, Unclamped**




**Settling Time vs. Capacitive Load**






**Figure 1:**  
recommended non-inverting gain circuit



**Figure 2:**  
recommended inverting gain circuit



**Figure 3: recommended clamp biasing for clamp levels of +1V and -2V**

## Clamp Operation

The maximum positive or negative excursion of the output voltage is determined by voltages applied to the clamping pins,  $V_H$  and  $V_L$ .  $V_H$  determines the positive clamping level;  $V_L$  determines the negative level. For example, if  $V_H$  is set at +2V and  $V_L$  is set at -0.5V the output voltage is restricted within this -0.5V to +2V range. When the output voltage tries to exceed this level, the amplifier goes into "clamp mode" and the output voltage limits at the clamp voltage.

## Clamp Accuracy and Amplifier Linearity

Ideally, the clamped output voltage and the clamp voltage should be identical. In practice, however, there are two sources of clamp inaccuracy: the inherent clamp accuracy (which is shown in the specification page) and resistor divider action of open-loop output resistance of 10Ω and the load resistor. Or, in equation form,

$$V_{out, \text{clamp}} = (V_H \text{ or } V_L \pm 200\text{mV}) \frac{R_L}{R_L + 10\Omega}$$

When setting the clamp voltages, the designer should also recognize that within about 200mV of the clamp voltage, amplifier linearity begins to deteriorate. (See plot on previous page.)

## Biasing $V_H$ and $V_L$

Each of the clamping pins is buffered internally so simple resistive voltage divider circuits work well in providing the clamp voltages (see Figure 3). The 100Ω isolating resistor ensures stability when the clamp pin is connected to  $V_{CC}$  or when the clamp pin is driven by an external signal source; in other situations, such as the one described in Figure 3, the isolating resistor is not necessary.

$V_H$  should be biased more positively than  $V_L$ .  $V_H$  may be biased below 0V; however, with this biasing, the output voltage will actually clamp at 0V unless a simple pull down circuit is added to the op amp output. (When clamped against  $V_H$ , the output cannot sink current.) An analogous situation and design solution exists for  $V_L$  when it is biased above 0V, but in this case, a pull up circuit is used to source current when the amplifier is clamped against  $V_L$ .

The clamps, which have a bandwidth of about 50MHz, may be driven by a high-frequency signal source. This allows the clamping level to be modulated, which is useful in many applications such as pulse amplitude modulation. The source resistance of the signal source should be less than 500Ω to ensure stability.

## Clamp-Mode Dynamics

As can be seen in the clamped pulse response plot on the previous page, clamping is virtually instantaneous. Note, however, that there can be a small amount of overshoot, as indicated on the specification page. The output voltage stays at the clamp voltage level as long as the product of the input voltage and the gain setting exceeds the clamp voltage. When the input voltage decreases, it will eventually reach a point where it is no longer trying to drive the output voltage above the clamp voltage. When this occurs, there is typically a 1ns "overload recovery from clamp," which is the time it takes for the op amp to resume linear operation. The normal op amp parameters, such as the rise time, apply when the op amp is in linear operation.

When the op amp is in clamp mode for more than about 100ns, a small thermal tail can be detected in the settling performance. This tail, which has a maximum value of 200μV referred to the input, is

applications, this will have only a minor effect. For example, in a system with a 100ns overdrive occurring with a duty cycle of 10%, the input-referred tail is 20μV which is only 0.001% of a 2V signal.

## DC Accuracy and Noise

Since the two inputs for the CLC501 are quite dissimilar, the noise and offset error performance differs somewhat from that of a standard differential input amplifier. Specifically, the inverting input current noise is much larger than the non-inverting current noise. Also the two input bias currents are physically unrelated rendering bias current cancellation through matching of the inverting and non-inverting pin resistors ineffective.

In Equation 3, the output offset is the algebraic sum of the equivalent input voltage and current sources that influence DC operation. Output noise is determined similarly except that a root-sum-of-squares replaces the algebraic sum.  $R_s$  is the non-inverting pin resistance.

$$\text{Output Offset } V_o = \pm \text{IBN} \times R_s (1 + R_f/R_g) \pm \text{VIO} (1 + R_f/R_g) \pm \text{IBI} \times R_f \quad \text{Eq. (3)}$$

## PSRR and CMRR

The PSRR and CMRR performance plots on the previous page show performance for a circuit set at a gain of +32 and a source resistance of 0Ω. In current feedback op amps, common mode and power supply variations manifest themselves in changes in the op amp's bias currents (IBI for the inverting input and IBN for the non-inverting input) and in the offset voltage (VIO). At DC, these values are:

$$\begin{aligned} \text{CMRR: } \frac{\Delta \text{VIO}}{\Delta V_{cm}} &= 130\mu\text{V/V} & \text{PSRR: } \frac{\Delta \text{VIO}}{\Delta V_{cc}} &= 180\mu\text{V/V} \\ \frac{\Delta \text{IBN}}{\Delta V_{cm}} &= 6\mu\text{A/V} & \frac{\Delta \text{IBN}}{\Delta V_{cc}} &= 3\mu\text{A/V} \\ \frac{\Delta \text{IBI}}{\Delta V_{cm}} &= 2\mu\text{A/V} & \frac{\Delta \text{IBI}}{\Delta V_{cc}} &= 3\mu\text{A/V} \end{aligned}$$

The total effect, as referenced to the input, is given by the following:

$$\begin{aligned} \text{PSRR} &= -20 \log \left[ \frac{\Delta \text{VIO}}{\Delta V_{cc}} + \frac{\Delta \text{IBN}}{\Delta V_{cc}} R_s + \frac{\Delta \text{IBI}}{\Delta V_{cc}} R_{eq} \right] \\ \text{CMRR} &= -20 \log \left[ \frac{\Delta \text{VIO}}{\Delta V_{cm}} + \frac{\Delta \text{IBN}}{\Delta V_{cm}} R_s + \frac{\Delta \text{IBI}}{\Delta V_{cm}} R_{eq} \right] \end{aligned}$$

Where  $R_s$  is the equivalent resistance seen by the non-inverting input and  $R_{eq}$  is the equivalent resistance of  $R_g$  in parallel with  $R_f$ .

## Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Evaluation PC boards (part number CLC730013 for through-hole and CLC730027 for SOIC) for the CLC501 are available.

**This page intentionally left blank.**

---

### **Customer Design Applications Support**

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

### **Life Support Policy**

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



#### **National Semiconductor Corporation**

1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

#### **National Semiconductor Europe**

Fax: (+49) 0-180-530 85 86  
E-mail: europe.support.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Francais Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

#### **National Semiconductor Hong Kong Ltd.**

2501 Miramar Tower  
1-23 Kimberley Road  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

#### **National Semiconductor Japan Ltd.**

Tel: 81-043-299-2309  
Fax: 81-043-299-2408