

January 2000

CLC5509

Ultra-Low Noise Preamplifier

General Description

The CLC5509 is a high performance, ultra-low noise preamplifier designed for applications requiring unconditional stability for wide ranges of complex input loads. Both input impedance and gain are externally adjustable, which make it simple to interface to piezoelectric ultrasound transducers. The CLC5509 preamplifier's low $0.58\text{nV}/\sqrt{\text{Hz}}$ total input noise makes it ideal for noise sensitive front ends. The high repeatability in group delay over voltage and temperature translates into precision edge measurements for Doppler applications.

The IC consists of an emitter input, common base amplifier stage followed by a low distortion, closed loop buffer. External negative feedback creates a well controlled input impedance to allow a near noiseless active input transmission line termination. The preamp is stable against changes in source impedance of 50 to 200Ω over temperature and supply variations, with gains from 14dB to 26dB. The CLC5509 preamp architecture is also well suited for use with magneto-resistive tape or disk drive heads. In these applications the head bias current can be reused to bias the preamp. The part is packaged in an 8-pin plastic SOIC, and runs off $\pm 5\text{V}$ supplies. External biasing is required for the input signal path.


The CLC5509 is constructed using an advanced complementary bipolar process and National Semiconductor's proven high performance architectures.

Features


- $0.58\text{nV}/\sqrt{\text{Hz}}$ total input noise @ 12MHz
- $< .5\text{ns}$ group delay repeatability
- High cutoff -3dB @ 33MHz
- Low cutoff -3dB @ 0.5MHz
- 2.0dB noise figure @ 50Ω
- -60dBc intermod for $2V_{PP}$ @ 5MHz
- Supply current: 11mA
- Available in 8-pin SOIC

Applications

- Ultrasound preamp
- Tape drive preamp
- Disk drive preamp




Connection Diagram



**Pinout
SOIC**

Typical Application



DS101304-2

Ultrasound PreAmp

Ordering Information

Package	Temperature Range Industrial 0°C to 70°C	Packaging Marking	Transport Media	NSC Drawing
8-pin SOIC	CLC5509CM	CLC5509CM	Rails	M08A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	±5.5V
Output Current	70mA

Common-Mode Input Voltage	±V _{CC}
Maximum Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering 10 sec)	+300°C
ESD Rating (human body model)	4000V

Electrical Characteristics (Note 3)

(V_{CC}, V_{EE} = ±5V, R_S = 50Ω, A_V = 10V/V, R_g = 1kΩ, R_L = 100Ω; unless specified)

Symbol	Parameter	Conditions	Typ	Min/Max Ratings (Note 2)	Units
	Ambient Temperature	CLC5509	+25°C	+25°C	
Frequency Domain Response					
	-3dB Bandwidth	V _O < 2.0V _{PP}			
	High Cutoff	-3dB	33	28 45	MHz
	Low Cutoff	-3dB	0.5	0.4 0.7	MHz
	Gain Flatness Inband	2 < 12.5MHz, V _O < 1.0V _{PP}	-1.5 +1		dB
	Gain Accuracy @ 5MHz			±0.3	dB
	Phase Variation	3 < 9MHz, V _O < .1V _{PP}	1		Deg
	Gain Variation	3 < 9MHz, V _O < .1V _{PP}	.3		dB
Time Domain Response					
	Rise and Fall Time	2V step	10	10 15	ns
	Settling Time to 0.2%	2V step	1		μs
	Overshoot	2V step	0	5	%
	Group Delay	2.5MHz < 10MHz, V _{IN} = 10mV _{PP}	5.5	3 7.5	ns
	Group Delay Repeatability		.5		ns
Distortion And Noise Response					
	2nd Harmonic Distortion	< 12.5MHz, V _{IN} = 100mV _{PP}	-51		dBc
	3rd Harmonic Distortion		-56		dBc
	Intermodulation Distortion	@ 5MHz	-65		dBc
	Equivalent Input Noise Voltage (e _{ni})	> 1MHz, R _S = 50Ω	0.7	0.78	nV√Hz
	Noise Figure	@ 50Ω	2	2.4	dB
	Optimum R _S		85	80 110	Ω
Static, DC Performance					
	PSRR (preamp only)	< 1MHz	40		dB
	Supply Current (preamp only)	R _L = ∞	9	11	mA
Miscellaneous Performance					
	Output Impedance	DC < 12MHz	0.2	0.2 1	Ω
	Output Voltage Range	R _L = 100Ω	±2	±1.7	V
	Output Current		±45	±35	mA

Electrical Characteristics (Note 3) (Continued)


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: All data taken in circuit shown as typical application.

Typical Performance Characteristics


Frequency Response




Frequency Response




Frequency Response




Group Delay



Group Delay




3rd Harmonic Distortion




Typical Performance Characteristics (Continued)


3rd Harmonic Distortion




2nd Harmonic Distortion




2nd Harmonic Distortion




Intermodulation Distortion



Intermodulation Distortion




Total Input Referred Noise ($R_S = 50\Omega$)




Typical Performance Characteristics (Continued)


Total Input Referred Noise ($R_S = 50\Omega$)




Total Input Referred Noise ($R_S = 100\Omega$)




Total Input Referred Noise ($R_S = 100\Omega$)




Total Input Referred Noise ($R_S = 200\Omega$)




Total Input Referred Noise ($R_S = 200\Omega$)




Z_{in}




Typical Performance Characteristics (Continued)

 Z_{in} 

DS101304-22


 Z_o 

DS101304-23

 Z_o 


DS101304-24

Positive PSRR (V_{CC})




DS101304-25

Positive PSRR (V_{CC})



DS101304-26


Negative PSRR (V_{EE})



DS101304-27

Typical Performance Characteristics (Continued)

Negative PSRR (V_{EE})



Application Information

Introduction

The CLC5509 is a two stage ultra-low noise preamplifier, with low distortion, and externally variable input impedance. The unusual emitter driven input stage remains stable for a wide range of transducer source loads. The input termination can be matched (for 50-200Ω source matching) to a wide range of complex loads (C_S up to 5000pF and C_P up to 10000pF, L_S up to 1μH). The IC was designed for low cost multiple channel ultrasound applications requiring flexible configurations for a variety of transmit/receive topologies. In a typical application, the CLC5509 is connected to a single element of an ultrasound transducer through a transmit/receive switch.

Theory of Operation

The CLC5509 simplified circuit is shown in *Figure 1*. For analysis, the transmit/receive switch diode is modeled in the circuit as a series resistance R_{TR} with a voltage drop of V_{TR} . A piezo transducer generated, single-ended voltage signal is applied to the emitter input of the 1st stage. The voltage signal is converted to a current (i) that is passed through a high pass filter then restored back to a voltage signal at R_g . A high speed, low distortion, unity gain buffer, applies the signal to the load and feedback resistor. Negative feedback from the buffer output to the inverting input completes the signal path.




FIGURE 1. Simplified Circuit

The input and output voltage can be expressed as shown:

$$V_{in} = (R_{TR} + r_e) i + V_O (R_1 / (R_1 + R_2))$$

$$V_O = -(i \times R_g) \quad \text{for } \alpha = 1$$

The input resistance is calculated

$$R_{IN} = \frac{V_{IN}}{I_i} = R_{TR} + r_e + R_g (R_1 / (R_1 + R_2))$$

The current I_{BIAS1} is the input stage emitter current that sets r_e .

$$I_{BIAS1} = (V_{EE} - V_{TR}) / R_{BIAS1} \quad \text{for } V_{EE} = V_{TR} = .65V$$

$$r_e = 26mV / I_{BIAS1}$$

Combining terms, then solving for close loop gain V_O/V_{in} results in


$$A_{CL} \approx \frac{R_g}{R_{IN}}$$

Application Information (Continued)

Application Information (Continued)


The CLC5509 system dynamic range performance is enhanced by using the CLC5523 variable gain amplifier as a post amplifier. See *Figure 4* below.

The signal gain range is divided between the CLC5509 preamplifier and the post amplifier to allow wider dynamic range and better performance for high crest factor signals. There are two common ways the CLC5523 variable gain could be controlled. The first, *Figure 5*, uses a DAC to digitally increase the gain in discrete steps. The second *Figure 6* uses an AGC loop to maintain the maximum system input signal-to-noise. Refer to the CLC5523 data sheet applications for the implementation details.




DS101304-36

FIGURE 4. Low Noise Pre Amp with Variable Gain Amplifier Circuit



DS101304-34

FIGURE 5. V_G Controlled by DAC in Discrete Steps



DS101304-35

FIGURE 6. V_G Controlled by AGC Loop

