## 捷多邦,专业PCB打样工厂 CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS

**April 1992** 

## Description

NEC's CMOS-6 gate array families (CMOS-6, CMOS-6A, CMOS-6V and CMOS-6X) are ultra-high performance, sub-micron effective channel length CMOS products created for high-integration ASIC applications.

The device processing includes 1.0-micron (drawn) silicon-gate CMOS technology and three-layer (CMOS-6) and two-layer (CMOS-6A, CMOS-6V, CMOS-6V) metallization. This technology features channelless (sea-of-gates) architecture in densities from 1,200 to 177,408 equivalent gates, with an internal gate delay of 270 ps (F/O=1; L = 0). Output drive is variable to 18 mA. Slew rate buffers are also available.

CMOS-6 products are fully supported by NEC's advanced ASIC design technology. NEC's OpenCAD® integration system lets the designer choose the most powerful design tools and services available. The CMOS-6/6A/6V macro cell (block) library is compatible with the powerful CMOS-5 block library, which contain over 300 cells and more than 100 interface options.

NEC offers advanced packaging solutions with both through-hole and surface-mount ceramic PGAs and flat packages. These heat-sink-equipped packages give CMOS-6 devices the performance edge in high-integration applications.

#### **Features**

- □ Channelless, 1.µm CMOS high-density architecture
- □ Variable output drive: 4.5, 9.0, 13.5, or 18.0 mA
- Slew rate output buffers
- Free size memory blocks to 64 Kbytes (16K x 4, μPD65676)
- □ Powerful block library with more than 400 macros
- 3V characterized block library
- □ New 0.65 mm 184-pin plastic QFP for cost effective designs
- ☐ High I/O to gate ratio for CMOS-6V and CMOS-6X


## **Publications**

odf.dzsc.com

This data sheet contains preliminary specifications, package information, and operational data for the CMOS-6 gate array families. Additional design information is available in NEC's CMOS-6 Block Library and CMOS-6 Design Manual. Contact your local NEC Design Center or the NEC Literature Center for further ASIC design information; see the back of this data sheet for locations and phone numbers.

penCAD is a registered trademark of NEC Electronics Inc.





## **Gate Array Sizes**

		Estimate	d Usable Gates	
Device	Available	Targe	t Design =	I/O Pads
(μ <b>PD</b> )	Gates	All Random*	(Max.)	
CMOS-6	X Devices		-	
65612	1,200	1,000	800	64
65622	2,700	2,300	1,900	84
65626	3,900	3,300	2,700	104
65632	5,600	3,900	3,900	104
CMOS-6	A Devices	THE W		
65630	5,376	4,600	3,800	84
65636	8,000	6,800	5,600	100
65640	11,520	9,800	8,100	120
65646	16,240	13,800	11,400	140
65650	21,120	18,000	14,800	160
65654	30,720	26,100	21,500	192
CMOS-6	V Devices			
65631	5,544	4,700	3,900	140
65641	11,520	9,800	8,100	160
65644	14,040	11,900	9,800	160
65647	16,240	13,800	11,400	160
65648	18,600	15,800	13,000	160
65651	21,120	18,000	14,800	220
65652	26,640	22,600	18,600	220
65655	30,720	26,100	21,500	<u>,</u> 220
CMOS-6	Devices			
65658	42,240	37,000	21,700	220
65664	72,576	63,500	54,400	288
65672	119,232	104,300	89,400	368
65676	177,408	155,200	133,100	448

Actual gate utilitization may vary depending on circuit implementation.

Utilization is 75% for three-layer metal; 70% for two-layer metal.

Memory utilization is determined by 50% x available gates + (utilization x 50% available gates)

Depending on package and circuit specification, some pads are used for  $\rm V_{\rm DD}$  and GND and are unavailable as signal pads.



#### **Circuit Architecture**

CMOS-6 products are built with NEC's 1-micron channelless architecture. As shown in figure 2, CMOS gate array chips are divided into I/O and internal cell areas. The I/O cell area contains input and output buffers that isolate the internal cells from high-energy external signals. The internal cell area is an array of basic cells, each composed of two p-channel MOS transistors and two n-channel MOS transistors, as well as four additional n-channel MOS transistors for compact RAM design. A cell configured as a two-input NAND gate is shown in figure 3. These p-channel and n-channel transistors are sized to offer a superb ratio of speed to silicon area.

Figure 2. Chip Layout and Internal Cell Configuration





Figure 3. Cell Configured as a Two-Input NAND



## **Output Slew Rate Selection**

Fast rise and fall times of CMOS output buffers can cause system noise and signal overshoot. When an unterminated line is being driven by a buffer, the maximum line length is determined by the rise and fall time of the output buffers and the round-trip signal delay of the line.

As a general rule, the round-trip delay of the line should not exceed the rise or fall time of the driving signal. Transmission lines that are longer than those determined by the above rule can cause system performance degradation because of reflections and ringing. One benefit of slew rate output buffers is that longer interconnections on a PC board (and routing flexibility) are possible with slew rate output buffers.

The ASIC designer can slow down the output edge rate by selecting the slew rate output buffer and thus allowing for a longer line.

Also, as the slew rate buffers inject less noise than their non-slew rate counterparts into the internal power and ground busses of the devices, the slew rate buffers require fewer power pairs for simultaneous switching outputs.



## **Absolute Maximum Ratings**

Power supply voltage, V <sub>DD</sub>	-0.5 to +6.5 V
Input/output voltage, V <sub>I</sub> / V <sub>O</sub>	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Latch-up current, I <sub>LATCH</sub>	>1 A (typ)
Output current, I <sub>O</sub>	
4.5-mA drive	10 mA
9-mA drive	20 mA
13.5-mA drive	30 mA
18-mA drive	40 mA
Operating temperature, T <sub>OPT</sub>	−40 to +85°C
Storage temperature, T <sub>STG</sub>	−65 to +150°C

**Caution:** Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

## Input/Output Capacitance

 $V_{DD} = V_1 = 0 \text{ V; } f = 1 \text{ MHz}$ 

Terminal	Symbol	Тур	Max	Unit
Input	C <sub>IN</sub>	10	25	рF
Output	Соит	10	25	pF
I/O	C <sub>I/O</sub>	10	25	рF

#### Note:

(1) Values include package pin capacitance.

## **Power Consumption**

Description	Limits (max)	Unit	Test Conditions
Internal cell	8	μW/MHz	F/O = 3; L = 3 mm
Input block	46	μW/MHz	F/O = 3; L = 3 mm
Output block	.98	mW/MHz	C <sub>1</sub> = 15 pF

## **Recommended Operating Conditions**

		СМО	Level	ΠL	Level	
Parameter	Symbol	Min	Max	Min	Max	Unit
Power supply voltage	V <sub>DD</sub>	4.5	5.5	4.75	5.25	V
Ambient temperature	T <sub>A</sub>	-40	+85	0	+70	°C
Low-level input voltage	V <sub>IL</sub>	0	0.3 V <sub>DD</sub>	0	0.8	V
High-level input voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>	V <sub>DD</sub>	2.2	V <sub>DD</sub>	V
Input rise or fall time	t <sub>R</sub> , t <sub>F</sub>	0	200	0	200	ns
Input rise or fall time, Schmitt	t <sub>R</sub> , t <sub>F</sub>	0	10	0	10	ms
Positive Schmitt-trigger voltage	V <sub>P</sub>	1.8	4.0	1.2	2.4	V
Negative Schmitt-trigger voltage	V <sub>N</sub>	0.6	3.1	0.6	1.8	V
Hysteresis voltage	V <sub>H</sub>	0.3	1.5	0.3	1.5	V

## **AC Characteristics**

 $V_{DD} = 5 \text{ V} \pm 10\%; \ T_{A} = -40 \text{ to } +85^{\circ}\text{C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Toggle frequency	f <sub>TOG</sub>	120			MHz	D-F/F; F/O = 2
Delay time, internal gate	t <sub>PD</sub>		270		ps	F/O = 1; L = 0 mm
Delay time, 2-input NAND gate			700		ps	F/O = 3; L = 3 mm
Delay time, buffer						
Input (FI01)	t <sub>PD</sub>		1.25		ns	F/O = 3; L = 3 mm
Output (FO01)	t <sub>PD</sub>		2.0		ns	C <sub>L</sub> = 15 pF
Output rise time	t <sub>R</sub>		3.0		ns	C <sub>L</sub> = 15 pF
Output fall time	t <sub>E</sub>		2.0		ns	C <sub>1</sub> = 15 pF

## **CMOS-6/6A/6V/6X**



## **DC Characteristics**

 $V_{DD} = 5 \text{ V} \pm 10\%$ ;  $T_{A} = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (Note 1)	IL		0.1	400	μА	$V_1 = V_{DD}$ or GND
Input leakage current						
Regular	1,		10 <sup>-5</sup>	10	μА	$V_{I} = V_{DD}$ or GND
50 kΩ pull-up		-40	-100	-270	μА	V <sub>I</sub> = GND
5 kΩ pull-up		-0.35	-1.0	-2.2	mA	V <sub>I</sub> = GND
50 kΩ pull-down	ι <sub>ι</sub>	45	120	300	μΑ	$V_I = V_{DD}$
Off-state output leakage current	l <sub>oz</sub>			10	μА	$V_O = V_{DD}$ or GND
Input clamp voltage	V <sub>IC</sub>	-1.2			V	I <sub>I</sub> = 18 mA
Output short circuit current (Note 2)	los	-250			mA	V <sub>O</sub> = 0 V
Low-level output current (CMOS)		<del>-</del> -				
4.5 mA (Note 3)	l <sub>oL</sub>	4.5	_		mA	V <sub>OL</sub> = 0.4 V
9 mA (Note 3)	l <sub>OL</sub>	9.0		•	mA	V <sub>OL</sub> = 0.4 V
13.5 mA (Note 3)	l <sub>oL</sub>	13.5			mA	V <sub>OL</sub> = 0.4 V
18 mA (Note 3)	l <sub>OL</sub>	18.0			mA	V <sub>OL</sub> = 0.4 V
High-level output current (CMOS)						
4.5 mA (Note 3)	Гон	-2.5			mA	$V_{OH} = V_{DD} - 0.4 \text{ V}$
9 mA (Note 3)	Гон	-5.0			mA	$V_{OH} = V_{DD} - 0.4 V$
13.5 mA (Note 3)	l <sub>oн</sub>	-7.5			mA	$V_{OH} = V_{DD} - 0.4 V$
18 mA (Note 3)	Гон	-10.0			mA	$V_{OH} = V_{DD} - 0.4 V$
Low-level output current (TTL)						
9 mA (Note 4)	l <sub>oL</sub>	9.0			mA	V <sub>OL</sub> = 0.4 V
18 mA (Note 4)	l <sub>oL</sub>	18.0			mA	V <sub>OL</sub> = 0.4 V
High-level output current (TTL)						
9 mA (Note 4)	l <sub>oh</sub>	-0.5			mA	V <sub>OH</sub> = 2.4 V
18 mA (Note 4)	l <sub>oh</sub>	-1.0			mA	V <sub>OH</sub> = 2.4 V
Low-level output voltage	V <sub>OL</sub>			0.1	V	I <sub>OL</sub> = 0 mA
High-level output voltage (CMOS) (Note 3)	V <sub>OH</sub>	V <sub>DD</sub> -0.1			V	I <sub>OH</sub> = 0 mA
High-level output voltage (TTL) (Note 4)	V <sub>OH</sub>	2.6	3.4		٧	I <sub>OH</sub> = 0 mA

#### Notes:

- (1) The maximum value reflects the use of pull-up/pull-down resistors and oscillator blocks. Contact an NEC ASIC Design Center for assistance
- (2) Rating is for only one output operating in this mode for less than 1 second.
- (3) CMOS-level output buffer ( $V_{DD}$  = 5 V ± 10%,  $T_A$  = -40 to +85°C). (4) TTL-level output buffer ( $V_{DD}$  = 5 V ± 5%,  $T_A$  = 0 to +70°C).



Pack	cage	Plan
------	------	------

	CMOS-6X μPD65xxx		uPD65xxx μPD65xxx								CMOS-6V μPD65xxx									CMOS-6 μPD65xxx				
	612	622	626	632	630	636	640	646	650	654	631	641	644	647	648	651	652	655	658	664	672	676		
K gates (usable w/o memory)	0.8	1.9	2.7	3.9	3.8	5.6	8.1	11.4	14.8	21.5	3.9	8.1	9.8	11.4	13.0	14.8	18.6	21.5	21.7	54.4	89.4	133		
Maximum I/O Pins	64	84	104	104	84	100	120	140	160	192	140	160	160	160	160	220	220	220	220	288	368	448		
Plastic Quad Flatpack (QFP)																								
44-pin 52-pin 64-pin 80-pin	A A	A A A	A A A		A A A	A A A	A A A	A A A	A A A	A A A														
100-pin 120-pin 136-pin 160-pin						Α	A A	A A A	A A A	A A A	A A E	A A	A A	Α	Α				A A A	A A	A A	Α		
184-pin										Α						Α	Α		A	Α	Α	Α		
Thin Quad Flatpack (TQFP)																								
80-pin			Α																					
Shrink Plastic Quad Flatpack (QFI	P-FP) (	.5 m	ım L	ead Pi	tch)																			
100-pin 120-pin 136-pin 144-pin						Α	A A	A A	A A A	A A A	A A E	Α	Α						A A	A A	A A			
160-pin* 176-pin 208-pin* 304-pin									A A	A A		A A	A A	A A	A A	A A	A A	Α	A A A	A A E	A A E	A A E		
Ceramic Pin Grid Array (PGA)																								
72-pin 132-pin 176-pin 208-pin		-					Α	A A		A A A	Α	Α				Α	Α		A A A	A A A	A A A	A A A		
280-pin 364-pin																				Α	A A	A A		
Ceramic Pin Grid Array (PGA) (Bo	utt Lead	)																						
288-pin 528-pin (with heat sink) 528-pin (without heat sink)																					A <sup>1</sup>	A <sup>1</sup> A A		
Plastic Leaded Chip Carrier (PLC	C)																							
68-pin 84-pin																			A A					
A = Available																								

A = Available

**NOTE:** NEC reserves the right to alter the package plan based on the results of qualification. For current package availability, please contact your local NEC Design Center.


A1= Need advanced notice

E = Under Evaluation

<sup>\* =</sup> Heat spreader under evaluation



184-Pin (0.65 mm) Plastic QFP



The new 184-pin 0.65 mm QFP shown above is ideal for PC integrated chipsets. The package is available with a copper leadframe thereby allowing greater heat dissipation than standard 42 alloy leadframe packages. The 0.65 mm pin pitch allows the use of widely available, cost effective assembly equipment. It is currently available in two masterslices. The  $\mu PD65658$  with 25,344 usable gates and the  $\mu PD65664$  with 43,545 usable gates.

#### Typical Package Marking





## **NEC's ASIC Design System**


CMOS-6/6A/6V gate arrays are fully supported by NEC's network of ASIC Design Centers, listed on the back of this data sheet.

Design flow for CMOS-6/6A/6V gate arrays is shown in figure 4. Users can enlist Design Center support at any step in the design flow before actual manufacturing. Figure 4 shows the various levels at which Design Center support may begin — anywhere from level A through level E. Level C, "Verified Netlist," is the most popular interface.

NEC supports its ASIC products with a comprehensive CAD system that significantly reduces the time and expense usually associated with the development of semicustom devices. NEC's OpenCAD integration system supports tools for floorplanning, logic synthesis, automatic test generation, accelerated fault grading and full timing simulation, and advanced place-and-route algorithms. These advanced CAD tools ensure accurate designs.

Sample design kits are available at no charge to qualified users: contact an NEC ASIC Design Center for more information. (Software licensing required—NEC reserves the right to prioritize support based on user requirements.)

Figure 4. Gate Array Design Flow



- (1) NEC supports the most popular workstations, including Mentor Graphics, Valid, DAZIX®, FutureNet, Viewlogic®, and HP9000 workstations, for the NEC ASIC product line. However, NEC does not support all workstations for all products. Please contact your nearest NEC ASIC Design Center for more information.
- (2) NEC provides support of System HILO®, Verilog®, and MACH 1000/1500™ interface capability.

DAZIX is a registered trademark of DAZIX Daisy / Cadnetix Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. System HILO is a registered trademark of GenRad. Verilog is a registered trademark of Cadence Design Systems, Inc. MACH 1000 and MACH 1500 are trademarks of Zycad Corp.

## **CMOS-6/6A/6V/6X**



13.5

9.0

9.0

1 (8)

1 (8)

1 (9)

## **Block Library List**

The CMOS-6 families offer a variety of blocks, including gates, flip-flop circuits, and shift registers. The functions of these blocks are designed to be compatible with those of the CMOS-4 and CMOS-5 families.

In addition, such memory blocks as RAM and ROM and low-power gates are provided. The low-power block, in particular, was designed with low fan-out taken into consideration; the number of cells is less than that of the standard block, contributing to low power consumption and high efficiency.

#### **Block List**

Inputs

Block	Description	I <sub>OL</sub> Cells
Name	Description	(mA) Cells

#### Interface Blocks

FI01 FID1 FIU1 FIW1	Input buffer, CMOS in Input buffer, CMOS in, 50 k $\Omega$ pull-down res. Input buffer, CMOS in, 50 k $\Omega$ pull-up res. Input buffer, CMOS in, 5 k $\Omega$ pull-up res.	-	1 (3) 1 (3) 1 (3) 1 (3)
FI02 FID2 FIU2 FIW2	Input buffer, TTL in Input buffer, TTL in, 50 k $\Omega$ pull-down res. Input buffer, TTL in, 50 k $\Omega$ pull-up res. Input buffer, TTL in, 5 k $\Omega$ pull-up res.	- - -	1 (3) 1 (3) 1 (3) 1 (3)
FIB1 FIB2 FDS1 FIS1	Input buffer, CMOS in, high fanout for clock driver Input buffer, TTL in, high fanout for clock driver Input buffer, CMOS Schmitt in, 50 k $\Omega$ pull-down res. Input buffer, CMOS Schmitt in	- - -	1 (24) 1 (24) 1 (6) 1 (6)
FUS1 FWS1 FDS2 FIS2	Input buffer, CMOS Schmitt in, 50 k $\Omega$ pull-up res. Input buffer, CMOS Schmitt in, 5 k $\Omega$ pull-up res. Input buffer, TTL Schmitt in, 50 k $\Omega$ pull-down res. Input buffer, TTL Schmitt in	-	1 (6) 1 (6) 1 (6) 1 (6)

FUS2 Input buffer, TTL Schmitt in, 50 k $\Omega$  pull-up res.

FWS2 Input buffer, TTL Schmitt in,  $5 \text{ k}\Omega$  pull-up res.

#### Outputs

FO01	Output buffer, CMOS out	9.0	1 (2)
FO02	Output buffer, CMOS out	13.5	1 (4)
FO03	Output buffer, CMOS out	18.0	1 (4)
FO04	Output buffer, CMOS out	4.5	1 (2)
FT01	Output buffer, TTL out	9.0	1 (4)
FT02	Output buffer, TTL out	18.0	2 (6)
B007	Output buffer, CMOS 3-state out	13.5	1 (6)
B0D7	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-down res.	13.5	1 (6)
B0U7	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-up res.	13.5	1 (6)
B0W7	Output buffer, CMOS 3-state out, 5 k $\Omega$ pull-up res.	13.5	1 (6)
B008	Output buffer, CMOS 3-state out	9.0	1 (5)
B0D8	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-down res.	9.0	1 (5)
B0U8	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-up res	s. 9.0	1 (5)
B0W8	Output buffer, CMOS 3-state out, 5 k $\Omega$ pull-up res.	9.0	1 (5)
B009	Output buffer, CMOS 3-state out	18.0	1 (6)
B0D9	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-down res.	18.0	1 (6)

Block Name	Description	I <sub>OL</sub> (mA)	Cells
Output	s (Cont.)		
B0U9	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-up res.	18.0	1 (6)
B0W9	Output buffer, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.	18.0	1 (6)
B00E	Output buffer, CMOS 3-state out	4.5	1 (5)
B0DE	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-down res.	4.5	1 (5)
B0UE	Output buffer, CMOS 3-state out, 50 k $\Omega$ pull-up re		1 (5)
BOWE	Output buffer, CMOS 3-state out, 5 kΩ pull-up res.		1 (5)
BT08 BTU8	Output buffer, TTL 3-state out Output buffer, TTL 3-state out, 50 k $\Omega$ pull-up res.	9.0 9.0	1 (6) 1 (6)
	• • • • • • • • • • • • • • • • • • • •		
BTW8 BT09	Output buffer, TTL 3-state out, 50 k $\Omega$ pull-up res. Output buffer, TTL 3-state out	9.0 18.0	1 (6) 2 (12)
BTU9	Output buffer, TTL 3-state out, 50 k $\Omega$ pull-up res.	18.0	2 (12)
BTW9	Output buffer, TTL 3-state out, 50 k $\Omega$ pull-up res.	18.0	2 (12
EXT1	Output buffer, N-ch open drain	9.0	1 (2)
EXT3	Output buffer, N-ch open drain, 50 k $\Omega$ pull-up res.	9.0	1 (2)
EXW3 EXT2	Output buffer, N-ch open drain, 5 k $\Omega$ pull-up res. Output buffer, P-ch open drain	9.0 *9.0	1 (2)
	, ,		1 (2)
EXT4 EXT5	Output buffer, P-ch open drain, 50 k $\Omega$ pull-up res. Output buffer, N-ch open drain	*9.0 18.0	1 (2) 1 (2)
EXT7	Output buffer, N-ch open drain, 50 k $\Omega$ pull-up res.	18.0	1 (2
EXW7	Output buffer, N-ch open drain, 5 k $\Omega$ pull-up res.	18.0	1 (2
EXT6	Output buffer, P-ch open drain, 50 k $\Omega$ pull-up res.	*18.0	1 (2)
EXT8	Output buffer, P-ch open drain, 50 k $\Omega$ pull-down res.	*18.0	1 (2)
EXT9	Output buffer, N-ch open drain	13.5	1 (2)
EXTB	Output buffer, N-ch open drain, 50 k $\Omega$ pull-up res.	13.5	1 (2
EXWB	Output buffer, N-ch open drain, 5 k $\Omega$ pull-up res.	13.5	1 (2)
* Indic	cates I <sub>OH</sub>		
I/O But	ffers		
B001	I/O buffer, CMOS in, CMOS 3-state out	13.5	1 (9)

B0U1	I/O buffer, CMOS in, CMOS 3-state out, 50 k $\Omega$ pull-up res.	13.5	1 (9)
B0W1	I/O buffer, CMOS in, CMOS 3-state out, 5 $k\Omega$ pull-up res.	13.5	1 (9)
B002	I/O buffer, TTL in, CMOS 3-state out	13.5	1 (9)
B0D2	I/O buffer, TTL in, CMOS 3-state out, 50 k $\Omega$ pull-down res.	13.5	1 (9)
B0U2	I/O buffer, TTL in, CMOS 3-state out, 50 k $\Omega$ pull-up res.	13.5	1 (9)
B0W2	$1/O$ buffer, TTL in, CMOS 3-state out, 5 k $\Omega$ pull-up res.	13.5	1 (9)
B003	I/O buffer, CMOS in, CMOS 3-state out	9.0	1 (8)
B0D3	I/O buffer, CMOS in, CMOS 3-state out, 50 k $\Omega$ pull-down res.	9.0	1 (8)

B0D1 I/O buffer, CMOS in, CMOS 3-state out,

B0U3 I/O buffer, CMOS in, CMOS 3-state out,

B0W3 I/O buffer, CMOS in, CMOS 3-state out,

50 k $\Omega$  pull-up res.

50 k $\Omega$  pull-down res.

1 (6)

1 (6)

 $5 \text{ k}\Omega$  pull-up res. I/O buffer, TTL in, CMOS 3-state out 9.0 1 (8) B004 I/O buffer, TTL in, CMOS 3-state out, 9.0 B0D4 1 (8) 50 k $\Omega$  pull-down res. I/O buffer, TTL in, CMOS 3-state out, 9.0 1 (8) 50 k $\Omega$  pull-up res. B0W4 I/O buffer, TTL in, CMOS out,  $5 \text{ k}\Omega$  pull-up res. 9.0 1 (8)

Note: Number of internal cells required is shown in parentheses.



SO	Block Name	Description	l <sub>OL</sub> (mA)	Cells	Block Name	Description	I <sub>OL</sub> (mA)	Cells
2005   1/2   Dutfler, CMOS in, CMOS 3-state out   18.0   1 (9)	-	Interface Blocks (Cont.)				Interface Blocks (Cont.)		
50	/O Buf	fers (Cont.)			I/O Buf	fers (Cont.)		
SS KΔ pull-down res.	B005	I/O buffer, CMOS in, CMOS 3-state out	18.0	1 (9)	BSD4	I/O buffer, TTL Schmitt in, CMOS 3-state out,	9.0	1 (11)
SOLID   London   Solid   So	B0D5		18.0	1 (9)	BSIA		9.0	1 /11)
Semant   Color   Semant   S	B0U5		18.0	1 (9)		I/O buffer, TTL Schmitt in, CMOS 3-state out,		' '
800   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (19)   800   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   810   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   810   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   100 buffer, TTL in, CMOS 3-state out, 18.0 1 (12)   100 buffer, CMOS Schmitt in, CMOS 3-state out, 18.0 1 (12)   100 buffer, TTL in, TTL 3-state out, 18.0 1 (12)   100 buffer,	B0W5	I/O buffer, CMOS in, CMOS 3-state out,	18.0	1 (9)	BSW4	I/O buffer, TTL Schmitt in, CMOS 3-state out,	9.0	1 (11)
50	B006	, .	18.0	1 (9)	BSD5	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	18.0	1 (12)
10   1   1   1   1   1   1   1   1   1		I/O buffer, TTL in, CMOS 3-state out,	18.0		DOLE	·	100	1 /12\
1	B0U6	I/O buffer, TTL in, CMOS 3-state out,	18.0	1 (9)		I/O buffer, CMOS Schmitt in, CMOS 3-state out,		, ,
10 buffer, TTL in, TTL 3-state out	BoW6	I/O buffer, TTL in, CMOS 3-state out,	18.0	1 (9)	BSW5	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	18.0	1 (12)
So KΩ pull-up res.	B00A	•	9.0	1 (9)	BSD6	· · · · · · · · · · · · · · · · · · ·	18.0	1 (12)
BOWA   O Duffer, TTL in, TTL 3-state out, 18.0   2 (15)	B0UA		9.0	1 (9)	BSI6		18.0	1 (12)
Boundary	BOWA		s. 9.0	1 (9)				, ,
50 Mg pull-up res   5 Mg pull	B00B	I/O buffer, TTL in, TTL 3-state out			BSW6		18.0	1 (12)
BOMB   O buffer, TTL in, TTL 3-state out, 5 kΩ pull-up res. 18,0 2 (15) about   O buffer, CMOS in, CMOS 3-state out, 4.5 1 (8) about   O buffer, CMOS in, CMOS 3-state out, 5 kΩ pull-up res.	B0UB		18.0	2 (15)	D3 <b>VV</b> 0		10.0	1 (12)
BBOD   I/O buffer, CMOS in, CMOS 3-state out, 50 kΩ pull-down res.	BOWB		s.18.0	2 (15)				, ,
Solid Politics   Sol	B00C	I/O buffer, CMOS in, CMOS 3-state out	4.5	1(8)	BSUA		9.0	1 (12)
SOLD	BODC		4.5	1(8)	BSWA	I/O buffer, TTL Schmitt in, TTL 3-state out,	9.0	1 (12)
	B0UC		4.5	1 (8)	BSIB		18.0	2 (18)
BODD	B0WC	I/O buffer, CMOS in, CMOS 3-state out,	4.5	1 (8)	BSUB		18.0	2 (18)
Solid Registration   Solid	B00D	I/O buffer, TTL in, CMOS 3-state out		. ,	BSWB	I/O buffer, TTL Schmitt in, TTL 3-state out,	18.0	2 (18)
Boundard	ВООО		4.5	1 (0)	BSDC		4.5	1 (11)
BOWD   //O buffer, TTL in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD1   //O buffer, CMOS Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-down res. BSD1   //O buffer, CMOS Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD1   //O buffer, CMOS Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, CMOS Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD2   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TTL Schmitt in, CMOS 3-state out, $5  k\Omega$ pull-up res. BSD3   //O buffer, TT	B0UD		4.5	1 (8)		50 k $\Omega$ pull-down res.		, ,
5 kΩ pull-up res.  BSD1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSI1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW5 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW7 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW7 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW7 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW8 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW8 I/O buffer, TTL Schmit	BOWD		4.5	1 (8)				, ,
50 kΩ pull-down res.  BSI1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buf		5 k $\Omega$ pull-up res.	13.5	1 (12)		50 k $\Omega$ pull-up res.		
BSU1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.  BSD2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSD2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU5 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU5 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU5 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU5 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU6 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU6 I/O buffer, TTL Schmitt in, CMOS 3-		50 kΩ pull-down res.		, ,	BSWC		4.5	1 (11)
50 kΩ pull-up res.  BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.  BSD2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSI2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW4 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW5 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW5 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW5 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW6 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW7 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW7 I/O buff	BSI1				BSDD	I/O buffer, TTL Schmitt in, CMOS 3-state out,	4.5	1 (11)
BSW1 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSD2 I/O buffer, TTL Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-down res.  BSI2 I/O buffer, TTL Schmitt in, CMOS 3-state out $13.5 \text{ 1}$ (12)  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW2 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-down res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-down res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state	BSU1		13.5	1 (12)	Bein	•	15	1 (11)
S $RSD2$ I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSI2 I/O buffer, TTL Schmitt in, CMOS 3-state out 13.5 1 (12)  BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 $k$	BSW1	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	13.5	1 (12)				. ,
BSI2 I/O buffer, TTL Schmitt in, CMOS 3-state out 13.5 1 (12)  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSI3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMO	BSD2	I/O buffer, TTL Schmitt in, CMOS 3-state out,	13.5	1 (12)		50 kΩ pull-up res.		, ,
BSU2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.  BSD3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSI3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BEU9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (6) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (7) BED5 18 mA I/O	BSI2		13.5	1 (12)	50115		1.0	. (,
BSW2 I/O buffer, TTL Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSD3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-down res.  BSI3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-down res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.  BEU3 I 8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEU9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-down res.  BEU9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-down res.  BEU9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-down res.  BEU9 I8 mA CMOS 3-state slew rate output buffer with 50K pull-down res.  BEU9 I8 mA CMOS 3-state slew rate output buffer with 50K pull			13.5	1 (12)	Slew F	Rate Output Buffers		
S KΩ pull-up res.  BSD3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-down res.  BSI3 I/O buffer, CMOS Schmitt in, CMOS 3-state out 9.0 1 (11)  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.	BSW2	• •	13.5	1 (12)				1 (4)
BSI3 I/O buffer, CMOS Schmitt in, CMOS 3-state out 9.0 1 (11)  BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 kΩ pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 50K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.	BSD3	· · · · · · · · · · · · · · · · · · ·	9.0	1 (11)		18 mA CMOS 3-state slew rate output buffer		1 (5)
BSU3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 k $\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 k $\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 k $\Omega$ pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEW9 18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.  BEU5 18 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (8 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (8 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (8 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (8 mA I/O slew rate buffer (CMOS in / CMOS out) 1 (9 mA I/O slew rate buffer (	BSI3		9.0	1 (11)	BEU9	18 mA CMOS 3-state slew rate output buffer		4 (E)
$50 \text{ k}\Omega$ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.  BSW3 I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 kΩ pull-up res.  BEW9 18 mA CMOS 3-state siew rate output buffer (CMOS in / CMOS out) 1 (iii)  BEW9 18 mA CMOS 3-state siew rate output buffer (CMOS in / CMOS out) 1 (iii)								1 (5)
$5 \text{ k}\Omega$ pull-up res.  BEOS 18 mA I/O siew rate buffer (CMOS in / CMOS out) 1 (iii)  BEOS 18 mA I/O siew rate buffer (CMOS in / CMOS out) 1 (iii)		50 k $\Omega$ pull-up res.				with 5K pull-up res.		1 (5)
		5 k $\Omega$ pull-up res.				18 mA I/O slew rate buffer (CMOS in / CMOS out)		1 (8) 1 (8)





Block Name	Description	Cells	Block Name	Description	Cells
	Interface Blocks (Cont.)		1	Function Blocks - Normal Power	
Slew R	ate Output Buffers (Cont.)		Inverte		
	18 mA I/O slew rate buffer (CMOS in / CMOS out) with 50K pull-up res.	1 (8)	F101 F102 F103	Inverter (F/O = 17) Inverter (F/O = 37) Inverter (F/O = 60)	1 2 3
	18 mA I/O slew rate buffer (CMOS in / CMOS out) with 5K pull-up res.	1 (8)	F104 F108	Inverter (F/O = 92) Inverter (F/O = 160)	4 12
BE06 BED6	18 mA I/O slew rate buffer (TTL in / CMOS out) 18 mA I/O slew rate buffer (TTL in / CMOS out) with 50K pull-down res.	1 (8) 1 (8)	Buffer	,	,,,
BEU6	18 mA I/O slew rate buffer (TTL in / CMOS out) with 50K pull-up res.	1 (8)	F111 F112	Non-inverting buffer (F/O = 17) Non-inverting buffer (F/O = 35)	2
BEW6	18 mA I/O slew rate buffer (TTL in / CMOS out)	1 (8)	F113	Non-inverting buffer (F/O = 54)	4
BFI5	with 5K pull-up res.  18 mA Schmitt I/O slew rate buffer (CMOS in / CMOS out)	1 (11)	F114 F118	Non-inverting buffer ( $F/O = 74$ ) Non-inverting buffer ( $F/O = 180$ )	5 11
BFD5	18 mA Schmitt I/O slew rate buffer	1 (11)	NOR C	Gates	
	(CMOS in / CMOS out) with 50K pull-down res.		F202	2-input NOR	2
BFU5	18 mA Schmitt I/O slew rate buffer (CMOS in / CMOS out) with 50K pull-up res.	1 (11)	F203 F204	3-input NOR	3
BFW5	18 mA Schmitt I/O slew rate buffer	1 (11)	F204	4-input NOR 8-input NOR	4 7
BFI6	(CMOS in / CMOS out) with 5K pull-up res.  18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out)	1 (11)	F222 F223	2-input NOR, power 3-input NOR, power	4 6
BFD6	18 mA Schmitt I/O slew rate buffer	1 (11)	F224	4-input NOR, power	8
DELLO	(TTL in / CMOS out) with 50K pull-down res.	4 (4 4)	OR Ga	ites	
BFU6	18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out) with 50K pull-up res.	1 (11)	F212	2-input OR	2
BFW6	18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out) with 5K pull-up res.	1 (11)	F213 F214	3-input OR 4-input OR	3
0	I Dia da		F232 F233	2-input OR, power 3-input OR, power	3 4
•	I Blocks	1 (04)	F234	4-input OR, power	4
FIB1 FIB2	Input buffer, CMOS in, high fanout for clock driver Input buffer, TTL in, high fanout for clock driver	1 (24) 1 (24)			
OSF1	Feedback resistance for oscillator (low freq.)	1	NAND		
OSF2	Feedback resistance for oscillator (high freq.)	1	F302 F303	2-input NAND 3-input NAND	2
OSF3	Feedback resistance for oscillator with Enable (low freq.)	1	F304	4-input NAND	4
OSF4	Feedback resistance for oscillator with Enable	1	F305	5-input NAND	5
OSI1	(high freq.) Oscillator input buffer	1	F306 F308	6-input NAND 8-input NAND	5 6
OSI2	Oscillator input buffer with Enable	1	F322	2-input NAND, power	4
	Oscillator output buffer with feedback res. (low freq.)	1	F323	3-input NAND, power	6
	Oscillator output buffer with feedback res. (high freq.) Oscillator output buffer (low freq.)	1 1	F324	4-input NAND, power	8
	Oscillator output buffer (high freq.)	1	AND G	ates	
OSO7	Oscillator output buffer with feedback res. & Enable	1	F312	2-input AND	2
OSO8	(low freq.) Oscillator output buffer with feedback res. & Enable	1	F313 F314	3-input AND 4-input AND	3 3
SHT1	(high freq.) Monostable multivibrator	1	F332 F333	2-input AND, power 3-input AND, power	3 4
	Oscillator pins must be used in combination. Some validations are:	d	F334	4-input AND, power	4
	SI1 + OSO1 Low Frequency			IOR Gates	^
	SI1 + OSO3 + OSF1 Low Frequency		F421 F422	2-wide 1-2-input AND-OR inverter 3-wide 1-1-2-input AND-OR inverter	3 4
	SI1 + OSO2 High Frequency	ablo	F423	2-wide 1-3-input AND-OR inverter	4
	SI2 + OSO7 Low Frequency with oscillator Eng		F424	2-wide 2-2-input AND-OR inverter	4
0	SI2 + OSO3 + OSF3 Low Frequency with oscillator Ena SI2 + OSO8 High Frequency with oscillator Ena SI2 + OSO4 + OSF4 High Frequency with oscillator Ena	able	F425 F426 F429	3-wide 2-2-2-input AND-OR inverter 2-wide 3-3-input AND-OR inverter 4-wide 2-2-2-2-input AND-OR inverter	6 6 8
10	, -,		, 725	Or inventer	0



Block Name	Description	Cells	Block Name	Description C	ells
	Function Blocks - Normal Power (Cont.)			Function Blocks - Normal Power (Cont.)	
OR-NA	AND Gates		Flip-Fl	ops	
F431 F432	2-wide 1-2-input OR-AND inverter 3-wide 1-1-2-input OR-AND inverter	3 4	F596 F611	Synchronous R-S F/F with Set-Reset D-F/F	11 8
F433 F434	2-wide 1-3-input OR-AND inverter 2-wide 2-2-input OR-AND inverter	4 4	F614 F617	D-F/F with Set-Reset D-F/F with Set-Reset low	10 10
F435	2-wide 2-3-input OR-AND inverter	5	F631	D-F/F C low	8
F436 F454	2-wide 3-3-input OR-AND inverter 4-wide 2-2-2-2-input OR-AND inverter	6 8	F637 F641 F647	D-F/F C low with Set-Reset low D-F/F, buffered D-F/F with Set-Reset low, buffered	10 8 10
Clock	Drivers		F661	D-F/F C low, buffered	8
F501	Clock driver	0	F667	D-F/F C low with Set-Reset low, buffered	10
F502	Dual clock driver	Ö	F714	Toggle F/F with Set-Reset	9
FCK1	Clock driver (F/O = 360)	40	F717	Toggle F/F with Set-Reset low	9
FCK2	Clock driver (F/O = 720)	80	F737	Toggle low F/F with Set-Reset low	9
FCK3	Clock driver (F/O = 1080)	120	F744	Toggle F/F with Set Reset low, buffered	9
FCK4		160	F747 F767	Toggle F/F with Set-Reset low, buffered Toggle low F/F with Set-Reset low, buffered	9
FCK5	Clock driver (F/O = 1800)	200	F771	J-K F/F, buffered	10
EX-OF	R Gate		F774	J-K F/F, with Set-Reset, buffered	12
F511	Exclusive-OR	4	F777	J-K F/F with Set-Reset low, buffered	12
гэн	Exclusive-On	-	F781	J-K F/F C low, buffered	10
EX-NC	OR Gate		F787	J-K F/F C low with Set-Reset low, buffered	12
F512	Exclusive-NOR	4	F791	Toggle F/F with Set-Reset and Tog. Enable	12
			F792 F922	Toggle low F/F with Set-Reset and Tog. Enable low 4-bit D-F/F with Reset	12 33
Adder	s				
F521	1-bit full-adder	9	F924	4-bit D-F/F	28
F523	4-bit binary full-adder	32	Count	ers	
Buffer	•		F961	4-bit synchronous binary counter with Reset low, buffered	52
F531	3-state buffer with Enable	5	F962	4-bit synchronous binary up counter with Reset low	38
F532	3-state buffer with Enable low	5	Compa	eretor	
			•		32
Deco			F985	4-bit magnitude comparator	32
F561	2-to-4 decoder	10 13	Scan		
F981 F982	2-to-4 decoder with Enable low 3-to-8 decoder with Enable low	26	S000	Scan path D-F/F with Set-Reset	11
. 552	o to o dooddor with Endoire ion		S002	Scan path D-F/F	9
Shift I	Registers		S050	Scan path D-F/F with Set-Reset, Hold	14
F911	4-bit shift register with Reset	33	S052	Scan path D-F/F with Hold	12
F912	4-bit serial/parallel shift register	35	S100	Scan path J.K.F/F with Set-Reset	14 12
F913	4-bit parallel shift register with Reset low, Load	39 28	S102 S150	Scan path J-K F/F Scan path J-K F/F with Set-Reset, Hold	17
F914	4-bit shift register	20	S152	Scan path J-K F/F with Hold	15
Multip	lexers		S201	Scan path D-latch with Reset	12
F569	8-to-1 multiplexer	18	S202	Scan path D-latch	11
F570	4-to-1 multiplexer	10	S301	Scan path D-latch with Reset (ATG)	8
F571 F572	2-to-1 multiplexer Quad 2-to-1 multiplexer	6 14	S302	Scan path D-latch (ATG)	7
1312	Quad 2-10-1 multiplexer		S999	Scan path 2-to-1 data selector	4
Latch	es		Delays	8	
F595	R-S latch	5	F130	Delay block (for monostable multivibrator)	8
F601	D-latch	6	F131	Delay gate	6
F602	D-latch with Reset D-latch with Reset low	6 7	F132	Delay gate	1
F603					
F604 F605	D-latch with G driver low D-latch with G low, Reset low	6 7			
F901	4-bit D-latch	20			
F902	8-bit D-latch	38			
					11





Block Name	Description	Cells	Block Name	Description	Cells
	Function Blocks - Low Power			Function Blocks - Low Power	
Multip	lexer		OP N	AND Gates	
L572	Quad 2-to-1 multiplexer	10			
Latche	·		L431 L432 L433	2-wide 1-2-input OR-AND inverter 3-wide 1-1-2-input OR-AND inverter 2-wide 1-3-input OR-AND inverter	2 2 2
L601	D-latch	3	L434	2-wide 2-2-input OR-AND inverter	2
L602	D-latch with Reset	4	2.0	2 Was 2 2 What Strains Williams	_
L603	D-latch with Reset low	4	1.405	Quide Q 2 innut OR AND inventor	
L604	D-latch with G low driver	3	L435 L436	2-wide 2-3-input OR-AND inverter 2-wide 3-3-input OR-AND inverter	3 3
L605	D-latch with G low, R low	4	L454	4-wide 2-2-2-input OR-AND inverter	4
L901	4-bit latch	10	2.0.	Wide E E E Riput Off 7000 inventor	~
L902	8-bit latch	18	EX-OF	R Gate	
Inverte	er		L511	EX-OR	3
L101	Inverter	1	EX-NC	DR Gate	
Buffer			L512	EX-NOR	3
L111	Non-inverting buffer	1	Decod	lers	
NOR G	ates		L561	2-to-4 decoder	6
L202	2-input NOR	4	L981	2-to-4 decoder with Enable low	8
L202	3-input NOR	1 2	L982	3-to-8 decoder with Enable low	17
L203	4-input NOR	2	Flip Fl	ops	
OB Co	tan		L611	D-F/F	5
OR Ga			L614	D-F/F with Set-Reset	7
L212	2-input OR	2	L617	D-F/F with Set-Reset low	7
L213	3-input OR	2	L631	D-F/F with C low	5
L214	4-input OR	3	L637	D-F/F with R low, S low, C low	7
NAND	Gates		L714	Toggle-F/F with Set-Reset	7
			L717	Toggle-F/F with Set-Reset low	7
L302 L303	2-input NAND	1	L737	Toggle low F/F with Set-Reset low	7
L303	3-input NAND 4-input NAND	2 2	L922	4-bit D-F/F with Reset	23
	·		L924	4-bit D-F/F	18
L305 L306	5-input NAND 6-input NAND	3 3			
L300	o-input MAND	3	Shift F	Registers	
AND G	ates		L911	4-bit shift register with Reset	23
L312	2-input AND	2	L912	4-bit serial/parallel shift register	23
L313	3-input AND	2	L913	4-bit parallel in shift register with Reset low	27
L314	4-input AND	3	L914	4-bit shift register	18
AND-N	IOR Gates				
L421	2-wide 1-2-input AND-OR inverter	2			
L422	3-wide 1-1-2-input AND-OR inverter	2			
L423	2-wide 1-3-input AND-OR inverter	2			
L424	2-wide 2-2-input AND-OR inverter	2			
L425	3-wide 2-2-2-input AND-OR inverter	3			
L426	2-wide 3-3-input AND-OR inverter	3			
L429	4-wide 2-2-2-input AND-OR inverter	4			
L442	2-wide 4-4-input AND-OR inverter	4			
L462	3-wide 1-2-3-input AND-OR inverter	3			



Block	Description	Basic RAM	BIST	Celis	Block	Description	Basic RAM	BIST	Cells
	Memory Blocks					Memory Blocks			
High-S	peed Basic RAM Blocks - Hard Maci	ros			High-S	peed Dual-Port RAM Blocks - Soft	Macros (C	Cont.)	
KD49	Single-port RAM (32 word x 4 bit)		_	574	RK8F	Dual-port RAM (256 word x 8 bit)		RU8F	8887
KD8B	Single-port RAM (64 word x 8 bit)	_		1672	RK8H	Dual-port RAM (512 word x 8 bit)		RU8H	
KD8F KDAB	Single-port RAM (256 word x 8 bit) Single-port RAM (64 word x 10 bit)	_	_	5400 1976	RKAB RKAD	Dual-port RAM (64 word x 10 bit)  Dual-port RAM (128 word x 10 bit)		RUAB RUAD	
		_				•			
KDAF	Single-port RAM (256 word x 10 bit)	_	_	6600 820	RKAF RKAH	Dual-port RAM (256 word x 10 bit)  Dual-port RAM (512 word x 10 bit)		RUAF RUAH	
KE49 KE87	Dual-port RAM (32 word x 4 bit) Dual-port RAM (16 word x 8 bit)	_	_	520	RKC9	Dual-port RAM (32 word x 16 bit)	KE49		
KE8B	Dual-port RAM (46 word x 8 bit)	_	_	2128	RKCB	Dual-port RAM (64 word x 16 bit)		RUCB	
KE8F	Dual-port RAM (256 word x 8 bit)	_	_	6000	RKCD	Dual-port RAM (128 word x 16 bit)	KE8B	RUCD	8927
KEAB	Dual-port RAM (64 word x 10 bit)	_	_	2432	RKCF	Dual-port RAM (256 word x 16 bit)		RUCF	
KEAF	Dual-port RAM (256 word x 10 bit)	_	_	7200	RKEB	Dual-port RAM (64 word x 20 bit)	KEAB	RUEB	5249
	,				RKED	Dual-port RAM (128 word x 20 bit)	KEAB	RUED	10183
High-S	peed Single Port RAM Blocks - Soft	Macros			RKEF	Dual-port RAM (256 word x 20 bit)	KE49	RUH9	19968
RJ49	Single-port RAM (32 word x 4 bit)	KD49	RU49	778	RKH9	Dual-port RAM (32 word x 32 bit)	KE8B	RUHB	7025
RJ4B	Single-port RAM (64 word x 4 bit)	KD49	RU4B	1381	RKHB	Dual-port RAM (64 word x 32 bit)		RUHD	
RJ4D	Single-port RAM (128 word x 4 bit)		RU4D	2556	RKHD	Dual-port RAM (128 word x 32 bit)	KE8B	RUHD	17604
RJ4F	Single-port RAM (256 word x 4 bit)	KD49	RU4F	4908	RKKB	Dual-port RAM (64 word x 40 bit)	KEAB	RUKB	10278
RJ89	Single-port RAM (32 word x 8 bit)	KD49	RU89	1384	RKKD	Dual-port RAM (128 word x 40 bit)		RUKD	
RJ8B	Single-port RAM (64 word x 8 bit)		RU8B	1924					
RJ8D	Single-port RAM (128 word x 8 bit)		RU8D	3632	High-D	ensity Single-Port RAM Blocks - S	oft Macro	S	
RJ8F	Single-port RAM (256 word x 8 bit)	KD8B	RU8F	7009	RB4D	Single-port RAM (128 word x 4 bit)	_	_	1170
RJ8H	Single-port RAM (512 word x 8 bit)	KD8B	RU8H	13781	RB4F	Single-port RAM (256 word x 4 bit)		_	2133
RJAB	Single-port RAM (64 word x 10 bit)		RUAB	2246	RB4H	Single-port RAM (512 word x 4 bit)	_	_	4030
RJAD	Single-port RAM (128 word x 10 bit)		RUAD	4262	RB4M	Single-port RAM (1K word x 4 bit)	_	_	7826
RJAF	Single-port RAM (256 word x 10 bit)	KDAB	RUAF	8247	RB4S	Single-port RAM (2K word x 4 bit)	_	_	15434
RJAH	Single-port RAM (512 word x 10 bit)	KDAB	RUAH	16249	RB4U	Single-port RAM (4K word x 4 bit)	_	_	30532
RJC9	Single-port RAM (32 word x 16 bit)	KD49	RUC9	2602	RB8D	Single-port RAM (128 word x 8 bit)	_	_	2137
RJCB	Single-port RAM (64 word x 16 bit)		RUCB		RB8F	Single-port RAM (256 word x 8bit)	_	_	3622
RJCD	Single-port RAM (128 word x 16 bit)	KD8B	RUCD	7062	RB8H	Single-port RAM 512 word x 8 bit)	_	_	6999
RJCF	Single-port RAM (256 word x 16 bit)	KD8B	RUCF	13789	RB8M	Single-port RAM (1K word x 8 bit)	_		11617
RJEB	Single-port RAM (64 word x 20 bit)		RUEB	4306	RB8S	Single-port RAM (2K word x 8 bit)	_		22958
RJED	Single-port RAM (128 word x 20 bit)	KDAB	RUED	8318	RBAF	Single-port RAM (256 word x 10 bit)	_	_	4439
RJEF	Single-port RAM (256 word x 20 bit)	KDAB	RUEF	16265	RBAH	Single-port RAM (512 word x 10 bit)	_	_	8619
RJH9	Single-port RAM (32 word x 32 bit)	KD49	RUH9	5030	RBAM	<b>.</b> .	_	_	14369
RJHB			RUHB		RBAS		_		28450
RJHD	Single-port RAM (128 word x 32 bit)		RUHD		RBCD	Single-port RAM (128 word x 16 bit)	_		4077
RJKB	Single-port RAM (64 word x 40 bit)	KDAB	RUKB	8423	DDCE	Cinals and DAM (OFC word v 16 bit)			7032
RJKD	Single-port RAM (128 word x 40 bit)	KDAB	RUKD	16427	RBCF RBCH	Single-port RAM (256 word x 16 bit) Single-port RAM (512 word x 16 bit)	_	_	13764
TIONE	chigo por tum (120 mora x to on,				RBCM		_	_	22989
High-S	Speed Dual Port RAM Blocks - Soft N	<b>l</b> acros			RBHD	Single-port RAM (128 word x 32 bit)		_	7949
RK49	Dual-port RAM (32 word x 4 bit)	KE49	RU49	1051	RBHF	Single-port RAM (256 word x 32 bit)	_	_	13844
RK4B	Dual-port RAM (64 word x 4 bit)	KE49		1910	RBHH	Single-port RAM (512 word x 32 bit)	_	_	27289
RK4D	Dual-port RAM (128 word x 4 bit)	KE49		3690	RBKF	Single-port RAM (256 word x 40 bit)	_	_	17109
RK4F	Dual-port RAM (256 word x 4 bit)	KE49	RU4F	6944	RBKH	Single-port RAM (512 word x 40 bit)		_	33769
RK87	Dual-port RAM (16 word x 8 bit)	KE87	RU87						
RK89	Dual-port RAM (32 word x 8 bit)	KE49		1904					
RK8B	Dual-port RAM (64 word x 8 bit)	KE8B	RU8B	2413					
RK8D	Dual-port RAM (128 word x 8 bit)	KESB	RU8D	4587					





Block	Description	Basic RAM	BIST	Cells	Block	Description	Basic RAM	BIST	Cells
	Memory Blocks	(Cont.)				Memory Bloo	cks (Cont.)		
ROM B	locks				RAM T	est (BIST)			
J14D	128 word x 4 bit ROM	_	_	720	RU49	32 word x 4 bit	_		
J14F	256 word x 4 bit ROM	_	_	1040	RU4B	64 word x 4 bit	_		
J14H	512 word x 4 bit ROM	_	_	1512	RU4D	128 word x 4 bit	_	_	
J14M	1K word x 4 bit ROM	_	_	2408	RU4F	256 word x 4 bit	-	_	
J14S	2K word x 4 bit ROM	_	_	3960	RU87	16 word x 8 bit	_		
J14U	4K word x 4 bit ROM	_	_	6776	RU89	32 word x 8 bit	_	_	
J18D	128 word x 8 bit ROM	_	_	1040	RU8B	64 word x 8 bit	_	_	
J18F	256 word x 8 bit ROM	_	_	1456	RU8D	128 word x 8 bit	_	_	
J18H	512 word x 8 bit ROM	_	_	2352	RU8F	256 word x 8 bit	_	_	
J18M	1K word x 8 bit ROM	_	_	3784	RU8H	512 word x 8 bit		_	
J18S	2K word x 8 bit ROM			6600	RUAB	64 word x 10 bit	_	_	
J18U	4K word x 8 bit ROM	_	_	11704	RUAD	128 word x 10 bit		_	
J18W	4K word x 8 bit ROM	_	_	21584	RUAF	256 word x 10 bit	_		
J1CD	128 word x 16 bit ROM	_	_	1456	RUAH	512 word x 10 bit	_	_	
J1CF	256 word x 16 bit ROM	_	_	2352	RUC9	32 word x 16 bit	_	_	
J1CH	512 word x 16 bit ROM	_	_	3696	RUCB	64 word x 16 bit	_	_	
J1CM	1K word x 16 bit ROM	_		6512	RUCD	128 word x 16 bit	_		
J1CS	2K word x 16 bit ROM	_	_	11400	RUCF	256 word x 16 bit	_	_	
J1CU	4K word x 16 bit ROM	_	_	21280	RUEB	64 word x 20 bit	_	_	
J1HF	256 word x 32 bit ROM	_	_	3696	RUED	128 word x 20 bit			
J1HH	512 word x 32 bit ROM	_		6512	RUEF	256 word x 20 bit	_	_	
J1HM	1K word x 32 bit ROM		_	11248	RUH9	32 word x 32 bit		_	
J1HS	2K word x 32 bit ROM	_	_	21128	RUHB	64 word x 32 bit	_	_	
					RUHD	128 word x 32 bit	_		
					RUKB	64 word x 40 bit	_	_	
					RUKD	128 word x 40 bit			



## **NEC ASIC DESIGN CENTERS**

#### **WEST**

401 Ellis Street
 P.O. Box 7241
 Mountain View, CA 94039

TEL 415 965-6533 FAX 415 965-6788

 One Embassy Centre 9020 S.W. Washington Square Road, Suite 400

Tigard, OR 97223

TEL 503 671-0177 FAX 503 643-5911

 200 E. Sandpointe, Bldg. 8, Suite 150 Santa Ana. CA 92707

TEL 714 546-0501 FAX 714 432-8793

#### SOUTH CENTRAL/SOUTHEAST

 16475 Dallas Parkway, Suite 380 Dallas, TX 75248

TEL 214 250-4522 FAX 214 931-8680

 Research Triangle Park 2525 Meridian Parkway, Suite 320 Durham, NC 27713

TEL 919 544-4132 FAX 919 544-4109

## NORTH CENTRAL/NORTHEAST

 1500 W. Shure Drive, Suite 240 Arlington Heights, IL 60004

TEL 708 398-3600 FAX 708 577-9219

 One Natick Executive Park Natick, MA 01760

TEL 508 655-8833 FAX 508 653-2915

#### THIRD-PARTY DESIGN CENTERS

#### **WEST**

## SOUTH CENTRAL/SOUTHEAST

 Koos Technical Services, Inc. 385 Commerce Way, Suite 101 Longwood, FL 32750

TEL 407 260-8727 FAX 407 260-6227

 Integrated Silicon Systems Inc. 2222 Chapel Hill Nelson Highway Durham, NC 27713

TEL 919 361-5814 FAX 919 361-2019

#### NORTH CENTRAL/NORTHEAST

# NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415 960-6000 TLX 3715792

©1992 NEC Electronics Inc./Printed in U.S.A

For literature, call toll-free 8 a.m. to 4 p.m. Pacific time: 1-800-632-3531

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document IEU-7922. IP-8090 (990)

APR 0 6 1999

029789 \_\_ K

