HD64180R/Z
8-BIT CMOS (Micro Processing Unit)

Based on a microcoded execution unit and advanced CMOS manufacturing technology, the HD64180 is an 8-bit MPU which provides the benefits of high performance, reduced system cost and low power operation while maintaining compatibility with the large base of industry standard 8-bit software.

Performance is improved by virtue of high operating frequency, pipelining, enhanced instruction set and an integrated Memory Management Unit (MMU) with 1M or 512k bytes memory physical address space.

System cost is reduced by incorporating key system functions on-chip including the MMU, two channel refresh, two channel Asynchronous Serial Communication Interface (ASCI), Clocked Serial I/O Port (CSI/O), two channel 16-bit Programmable Reload Timer (PRT), Versatile 12 source interrupt controller and a 'dual' ($68 \times \times$, $80 \times \times$) bus interface.

Low power consumption during normal CPU operation is supplemented by two specific software controlled low power operation modes.

The HD64180, when combined with CMOS VLSI memories and peripherals, is useful in system applications requiring high performance, battery power operation and standard software compatibility.

The HD64180Z is fully compatible with Z80180 (Z180) which is marketed by Zilog Inc.

■ Software Features

- Enhanced standard 8-bit software architecture:
 Upward compatible with CP/M-80®

■ Hardware Features

- On-chip MMU supporting 1M byte memory (Provided 512K byte for DP-64S.
- Two channel DMAC with memory-memory, memory-I/O and memory-memory mapped I/O transfer capabilities
- Two channel, full duplex asynchronous serial communication interface (ASC) with programmable baud rate generator and modem control handshake signals
- One channel clocked serial I/O port with serial/parallel shift register
- Two channel 16-bit programmable reload timer for output waveform generation
- Four external and eight internal interrupts
- Dual bus interface compatible with Motorola 68 family and with Intel 80 family
- On-chip clock generator
- Operating Frequency up to 10 MHz
- Low power dissipation: 50 mW at 4 MHz Operation (typ.)
- R = Interface with 63/68, 80xx peripherals
- Z = Interface with Z80 peripherals

HD64180RP
HD64180ZP

(DP-64S)

HD64180RCP
HD64180ZCP

(CP-68)

HD64180RF
HD64180ZF

(FP-80B)

3

Pin Function Differences in the HD64180 Series

Package * Type	Pin No.	HD64180R1	HD64180Z
CP-68	18	V_{SS}	V_{SS}
	35	A_{19}	A_{19}
	52	NC	TEST
FP-80B	12	V_{SS}	V_{SS}
	33	A_{19}	A_{19}
	53	NC	TEST

*"J" after package designation indicates industrial temperature parts.

HD64180R

Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180RP-6	6	DP-64S	512 K Byte
HD64180RP-8	8		
HD64180RP-10	10		
HD64180RF-6X	6	FP-80	1 M Byte
HD64180RF-8X	8		
HD64180RF-10X	10		
HD64180RCP-6X	6	CP-68	1 M Byte
HD64180RCP-8X	8		
HD64180RCP-10X	10		

HD64180Z

| Part No.	Clock Frequency (MHz)	Package Type	Address Space
HD64180ZP-6	6	DP-64S	512 K Byte
HD64180ZP-8	8		
HD64180ZP-10	10		
HD64180ZF-6X	6	FP-80	1 M Byte
HD64180ZF-8X	8		
HD64180ZF-10X	10		
HD64180ZCP-6X	6	CP-68	1 M Byte
HD64180ZCP-8X	8		
HD64180ZCP-10X	10		

■ PIN ASSIGNMENT

• HD64180R

(DP-64S)

(FP-80B)

(CP-68)

NC: Not connected.
Please leave the
NC pins open.

3

HITACHI

■ PIN ASSIGNMENT

• HD64180Z

(DP-64S)

Pin	Signal	Pin	Signal
1	V_{SS}	64	φ
2	XTAL	63	$\overline{RD}$
3	EXTAL	62	$\overline{WR}$
4	$\overline{WAIT}$	61	$\overline{LIR}$
5	$\overline{BUSACK}$	60	E
6	$\overline{BUSREQ}$	59	$\overline{ME}$
7	$\overline{RESET}$	58	$\overline{IOE}$
8	$\overline{NMI}$	57	$\overline{REF}$
9	$\overline{INT_0}$	56	$\overline{HALT}$
10	$\overline{INT_1}$	55	$\overline{TEND_1}$
11	$\overline{INT_2}$	54	$\overline{DREQ_1}$
12	ST	53	CKS
13	A_0	52	$RXS \cdot \overline{CTS_1}$
14	A_1	51	TXS
15	A_2	50	$CKA_1 \cdot \overline{TEND_0}$
16	A_3	49	RXA_1
17	A_4	48	TXA_1
18	A_5	47	$CKA_0 / \overline{DREQ_0}$
19	A_6	46	RXA_0
20	A_7	45	TXA_0
21	A_8	44	$\overline{DCD_0}$
22	A_9	43	$\overline{CTS_0}$
23	A_{10}	42	$\overline{RTS_0}$
24	A_{11}	41	D_7
25	A_{12}	40	D_6
26	A_{13}	39	D_5
27	A_{14}	38	D_4
28	A_{15}	37	D_3
29	A_{16}	36	D_2
30	A_{17}	35	D_1
31	$A_{18}/TOUT$	34	D_0
32	V_{CC}	33	V_{SS}

(FP-80B)

Top (left to right): $\overline{RESET}$, $\overline{BUSREQ}$, $\overline{BUSACK}$, $\overline{WAIT}$, EXTAL, NC, XTAL, V_{SS}, V_{SS}, φ, $\overline{RD}$, $\overline{WR}$, $\overline{LIR}$, E, $\overline{ME}$, $\overline{IOE}$

Left (pins 1–24): $\overline{NMI}$ (1), NC (2), NC (3), $\overline{INT_0}$ (4), $\overline{INT_1}$ (5), $\overline{INT_2}$ (6), ST (7), A_0 (8), A_1 (9), A_2 (10), A_3 (11), V_{SS} (12), A_4 (13), NC (14), A_5 (15), A_6 (16), A_7 (17), A_8 (18), A_9 (19), A_{10} (20), A_{11} (21), NC (22), NC (23), A_{12} (24)

Right (pins 64–41): $\overline{REF}$ (64), NC (63), NC (62), $\overline{HALT}$ (61), $\overline{TEND_1}$ (60), $\overline{DREQ_1}$ (59), CKS (58), $RXS/\overline{CTS_1}$ (57), TXS (56), $CKA_1/\overline{TEND_0}$ (55), RXA_1 (54), TEST (53), TXA_1 (52), NC (51), $CKA_0/\overline{DREQ_0}$ (50), RXA_0 (49), TXA_0 (48), $\overline{DCD_0}$ (47), $\overline{CTS_0}$ (46), $\overline{RTS_0}$ (45), D_7 (44), NC (43), NC (42), D_6 (41)

Bottom: A_{13}, A_{14}, A_{15}, A_{16}, A_{17}, $A_{18}/TOUT$, V_{CC}, A_{19}, V_{SS}, NC, D_0, D_1, D_2, D_3, D_4, D_5

(CP-68)

Top (left to right): $\overline{NMI}$ (9), $\overline{RESET}$ (8), $\overline{BUSREQ}$ (7), $\overline{BUSACK}$ (6), $\overline{WAIT}$ (5), EXTAL (4), XTAL (3), V_{SS} (2), V_{SS} (1), φ (68), $\overline{RD}$ (67), $\overline{WR}$ (66), $\overline{LIR}$ (65), E (64), $\overline{ME}$ (63), $\overline{IOE}$ (62), $\overline{REF}$ (61)

Left (pins 10–26): $\overline{INT_0}$ (10), $\overline{INT_1}$ (11), $\overline{INT_2}$ (12), ST (13), A_0 (14), A_1 (15), A_2 (16), A_3 (17), V_{SS} (18), A_4 (19), A_5 (20), A_6 (21), A_7 (22), A_8 (23), A_9 (24), A_{10} (25), A_{11} (26)

Right (pins 60–44): $\overline{HALT}$ (60), $\overline{TEND_1}$ (59), $\overline{DREQ_1}$ (58), CKS (57), $RXS/\overline{CTS_1}$ (56), TXS (55), $CKA_1/\overline{TEND_0}$ (54), RXA_1 (53), TEST (52), TXA_1 (51), $CKA_0/\overline{DREQ_0}$ (50), RXA_0 (49), TXA_0 (48), $\overline{DCD_0}$ (47), $\overline{CTS_0}$ (46), $\overline{RTS_0}$ (45), D_7 (44)

Bottom: A_{12}, A_{13}, A_{14}, A_{15}, A_{16}, A_{17}, $A_{18}/TOUT$, V_{CC}, A_{19}, V_{SS}, D_0, D_1, D_2, D_3, D_4, D_5, D_6

Please leave the TEST pin open.

@ HITACHI

■ HD64180 BLOCK DIAGRAM

XTAL EXTAL RESET $\overline{RD}$ $\overline{WR}$ $\overline{LIR}$ $\overline{ME}$ $\overline{IOE}$ $\overline{HALT}$ $\overline{WAIT}$ BUSREQ $\overline{BUSACK}$ $\overline{REF}$ ST E $\overline{NMI}$ $\overline{INT_0}$ $\overline{INT_1}$ $\overline{INT_2}$

Timing Generator

φ

Bus State Control

Interrupt

CPU

16-bit Programmable Reload Timers (2)

A_{18}/TOUT

(16-bit)

Address Bus

Data Bus (8-bit)

DMACs (2)

$\overline{DREQ_1}$

$\overline{TEND_1}$

Clocked Serial I/O Port

TXS

RXS/$\overline{CTS_1}$

CKS

Asynchronous SCI (channel 0)

TXA_0

CKA_0/$\overline{DREQ_0}$

RXA_0

$\overline{RTS_0}$

$\overline{CTS_0}$

$\overline{DCD_0}$

MMU

Asynchronous SCI (channel 1)

TXA_1

CKA_1/$\overline{TEND_0}$

RXA_1

Address Buffer

Data Buffer

Vcc

Vss

$A_0 \sim A_{18}$

$D_0 \sim D_7$

3

($A_0 \sim A_{19}$: HD64180R1, HD64180Z; FP-80, CP-68)

HITACHI

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V_{cc}	$-0.3 \sim +7.0$	V
Input Voltage	V_{in}	$-0.3 \sim V_{cc} + 0.3$	V
Operating Temperature	T_{opr}	$\dfrac{-20 \sim +75^*}{-40 \sim +85^{**}}$	°C
Storage Temperature	T_{stg}	$-55 \sim +150$	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.
   *Standard Temp.
   **Industrial Temp.

■ ELECTRICAL CHARACTERISTICS
  ● DC CHARACTERISTICS ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, ta = $-20 \sim +75°C$, Industrial Temp Ta = $-40 \sim +85°C$, unless otherwise noted.)

Item	Symbol	Condition	min.	typ.	max.	Unit
Input "H" Voltage RESET, EXTAL, NMI	V_{IH1}		$V_{CC} - 0.6$	—	$V_{CC} + 0.3$	V
Input "H" Voltage Except RESET, EXTAL, NMI	V_{IH2}		2.0	—	$V_{CC} + 0.3$	V
Input "L" Voltage RESET, EXTAL, NMI	V_{IL1}		-0.3	—	0.6	V
Input "L" Voltage Except RESET, EXTAL, NMI	V_{IL2}		-0.3	—	0.8	V
Output "H" Voltage All Outputs	V_{OH}	$I_{OH} = -200\mu A$	2.4	—	—	V
		$I_{OH} = -20\mu A$	$V_{CC} - 1.2$			
Output "L" Voltage All Outputs	V_{OL}	$I_{OL} = 2.2mA$	—	—	0.45	V
Input Leakage Current All Inputs Except XTAL, EXTAL	I_{IL}	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	μA
Three State Leakage Current	I_{TL}	$V_{in} = 0.5 \sim V_{CC} - 0.5$	—	—	1.0	μA
Power Dissipation (Normal Operation)	$I_{CC}{}^*$	f = 4MHz	—	10	20	mA
		f = 6MHz	—	15	30	
		f = 8HMz	—	20	40	
		f = 10MHz	—	25	50	
Power Dissipation (SYSTEM STOP mode)		f = 4HMz	—	2.5	5.0	
		f = 6MHz	—	3.3	7.5	
		f = 8HMz	—	5.0	10.0	
		f = 10MHz	—	6.3	12.5	
Pin Capacitance	Cp	$V_{in} = 0V$, f = 1HMz Ta = 25°C	—	—	12	pF

*V_{IH} min. = $V_{CC} - 1.0V$, V_{IL} max. = 0.8V (all output terminal are at no load)

• **DC CHARACTERISTICS** ($V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, ta = −20 ~ +75°C, Industrial Temp Ta = −40 ~ +85°C, unless otherwise noted.)

Item	Symbol	HD64180R/Z-4 min.	HD64180R/Z-4 max.	HD64180R/Z-6 min.	HD64180R/Z-6 max.	HD64180R/Z-8 min.	HD64180R/Z-8 max.	HD64180R/Z-10 min.	HD64180R/Z-10 max.	unit
Clock Cycle Time	t_{cyc}	250	2000	162	2000	125	2000	100	2000	ns
Clock "H" Pulse Width	t_{CHW}	110		65		50		40		ns
Clock "L" Pulse Width	t_{CLW}	110		65		50		40		ns
Clock Fall Time	t_{cf}		15		15		15		10	ns
Clock Rise Time	t_{cr}		15		15		15		10	ns
Address Delay Time	t_{AD}		110		90		80		70	ns
Address Set-up Time (ME̅ or I̅Q̅E̅ ↓)	t_{AS}	50		30		20			70	ns
M̅E̅ Delay Time 1	t_{MED1}		85		60		45	10		ns
R̅D̅ Delay Time 1 IO C = 1	t_{RDD1}		85		60		45		50	ns
R̅D̅ Delay Time 1 IO C = 0			85		65		60		55	
L̅I̅R̅ Delay Time 1	t_{LD1}		100		80		70*		60	ns
Address Hold Time 1 (M̅E̅, I̅Q̅E̅, R̅D̅ or W̅R̅ ↑)	t_{AH}	80		35		20		10		ns
M̅E̅ Delay Time 2	t_{MED2}		85		60		45		50	ns
R̅D̅ Delay Time 2	t_{RDD2}		85		60		45		50	ns
L̅I̅R̅ Delay Time 2	t_{LD2}		100		80		70*		60	ns
Data Read Set-up Time	t_{DRS}	50		40		30		25		ns
Data Read Hold Time	t_{DRH}	0		0		0		0		ns
ST Delay Time 1	t_{STD1}		110		90		70		60	ns
ST Delay Time 2	t_{STD2}		110		90		70		60	ns
W̅A̅I̅T̅ Set-up Time	t_{WS}	80		40		40		30		ns
W̅A̅I̅T̅ Hold Time	t_{WH}	70		40		40		30		ns
Write Data Floating Delay Time	t_{WDZ}		100		95		70		60	ns
W̅R̅ Delay Time 1	t_{WRD1}		90		65		60		50	ns
Write Data Delay Time	t_{WDD}		110		90		80		60	ns
Write Data Set-up Time (W̅R̅ ↓)	t_{WDS}	60		40		20		15		ns
W̅R̅ Delay Time 2	t_{WRD2}		90		80		60		50	ns
W̅R̅ Pulse Width	t_{WRP}	280		170		130		110		ns

*For a loading capacitance of less than or equal to 40 picofarads and operating temperature from 0 to 50 degrees, subtract 10 nanoseconds from the value given in the maximum columns.

3

Item	Symbol	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10		unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Data Hold Time (WR ↑)	t_{WDH}	60		40		15		10		ns
IOE Delay Time 1	t_{IOD1}		85		60		45		50	ns
			85		65		60		55	ns
IOE Delay Time 2	t_{IOD2}		85		60		45		50	ns
IOE Delay Time 2 (LIR ↓)	t_{IOD3}	540		340		250		200		ns
INT Set-up Time (φ ↓)	t_{INTS}	80		40		40		30		ns
INT Hold Time (φ ↓)	t_{INTH}	70		40		40		30		ns
NMI Pulse Width	t_{NMIW}	120		120		100		80		ns
BUSREQ Set-up Time (φ ↓)	t_{BRS}	80		40		40		30		ns
BUSREQ Hold Time	t_{BRH}	70		40		40		30		ns
BUSACK Delay Time 1	t_{BAD1}		100		95		70		60	ns
BUSACK Delay Time 2	t_{BAD2}		100		95		70		60	ns
Bus Floating Delay Time	t_{BZD}		130		125		90		70	ns
ME Pulse Width (HIGH)	t_{MEWH}	200		110		90		70		ns
ME Pulse Width (LOW)	t_{MEWL}	210		125		100		80		ns
REF Delay Time 1	t_{RFD1}		110		90		80		60	ns
REF Delay Time 2	t_{RFD2}		110		90		80		60	ns
HALT Delay Time 1	t_{HAD1}		110		90		80		50	ns
HALT Delay Time 2	t_{HAD2}		110		90		80		50	ns
DREQ i Set-up Time	t_{DRQS}	80		40		40		30		ns
DREQ i Hold Time	t_{DRQH}	70		40		40		30		ns
TEND i Delay Time 1	t_{TED1}		85		70		60		50	ns
TEND i Delay Time 2	t_{TED2}		85		70		60		50	ns
Enable Delay Time 1	t_{ED1}		100		95		70		60	ns
Enable Delay Time 2	t_{ED2}		100		95		70		60	ns
E Pulse Width (HIGH)	P_{WEH}	150		75		65		55		ns
E Pulse Width (LOW)	P_{WEL}	300		180		130		110		ns

Item	Symbol	HD64180R/Z-4		HD64180R/Z-6		HD64180R/Z-8		HD64180R/Z-10		unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Enable Rise Time	t_{Er}		25		20		20		20	ns
Enable Fall Time	t_{Ef}		25		20		20		20	ns
Timer Output Delay Time	t_{TOD}		300		300		200		150	ns
CSI/O Transmit Data Delay Time (Internal Clock Operation)	t_{STDI}		200		200		200		150	ns
CSI/O Transmit Data Delay Time (External Clock Operation)	t_{STDE}		7.5tcyc +300		7.5tcyc +300		7.5tcyc +200		7.5tcyc +150	ns
CSI/O Receive Data Set-up Time (Internal Clock Operation)	t_{SRSI}	1		1		1		1		tcyc
CSI/O Receive Data Hold Time (Internal Clock Operation)	t_{SRHI}	1		1		1		1		tcyc
CSI/O Receive Data Set-up Time (External Clock Operation)	t_{SRSE}	1		1		1		1		tcyc
CSI/O Receive Data	t_{SRHE}	1		1		1		1		tcyc
$\overline{RESET}$ Set-up Time	t_{RES}	120		120		100		80		ns
$\overline{RESET}$ Hold Time	t_{REH}	80		80		70		60		ns
Oscillator Stabilization Time	t_{OSC}		20		20		20		40	ms
External Clock Rise Time (EXTAL)	t_{EXr}		25		25		25		25	ns
External Clock Fall Time (EXTAL)	t_{EXf}		25		25		25		25	ns
$\overline{RESET}$ Rise Time	t_{Rr}		50		50		50		50	ms
$\overline{RESET}$ Fall Time	t_{Rf}		50		50		50		50	ms
Input Rise Time (except EXTAL, $\overline{RESET}$)	t_{Ir}		10		100		100		100	ns
Input Fall Time (except EXTAL, $\overline{RESET}$)	t_{If}		100		100		100		100	ns

3

*1 Output buffer is off at this point.

Figure 1 CPU Timing (1)

φ

t_{INTS} t_{INTH}

$\overline{INTi}$

t_{NMW}

$\overline{NMI}$

$\overline{LIR}$ *1

t_{IOD3}

$\overline{IOE}$ *1

t_{DRS} t_{DRH}

Data
IN *1

t_{MEWH}

$\overline{ME}$ *2

t_{RFD1} t_{MEWL} t_{RFD2}

$\overline{REF}$ *2

t_{BRS} t_{BRH} t_{BRS} t_{BRH}

$\overline{BUSREQ}$

t_{BAD1} t_{BAD2}

$\overline{BUSACK}$

t_{BZD} t_{BZD}

ADDRESS
DATA
$\overline{ME}$, $\overline{RD}$
$\overline{WR}$, $\overline{IOE}$

*3

t_{HAD1} t_{HAD2}

$\overline{HALT}$

*1 during $\overline{INT}_0$ acknowledge cycle
*2 during refresh cycle
*3 Output buffer is off at this point.

3

Figure 1 CPU Timing (2)

HITACHI

CPU or DMA Read/Write Cycle (Only DMA Write Cycle for TENDi)

t_{DRQS} t_{DRQH}*1

DREQi
(at level sense)

t_{DRQS} t_{DRQH}*2

DREQi
(at edge sense)

*4 t_{STD2}

t_{TED1}

t_{TED2}

TENDi

*3 t_{STD1}

ST

*1 t_{DRQS} and t_{DRQH} are specified for the rising edge of clock followed by T_3.
*2 t_{DRQS} and t_{DRQH} are specified for the rising edge of clock.
*3 DMA cycle starts.
*4 CPU cycle starts.

Figure 2 DMA Control Signals

t_{ED1} t_{ED2}

E
(Memory Read/Write)

t_{ED1} t_{ED2}

E
(I/O Read)

t_{ED1} t_{ED2}

E
(I/O Write)

t_{DRS}

t_{DRH}

$D_0 - D_7$

Figure 3 E Clock Timing (1)

t_{ED1} t_{ED2}

E
(BUS RELEASE mode)
SLEEP mode

Figure 3 E Clock Timing (2)

HITACHI

Figure 4 Timer Output Timing

3

Figure 5 SLP Execution Cycle

Figure 6 CSI/O Receive/Transmit Timing

Reference Level (Input)

Reference Level (Output)

$R_L = 2.2k\Omega$

1S2074 Ⓗ or Equiv.

$C = R$

$C = 90pF$ $R = 12k\Omega$

EXTAL Rise time and Fall time

Inputs, other than EXTAL, Rise time and Fall time

Figure 7 Bus Timing Test Load (TTL Load)

HITACHI

1 PIN DESCRIPTION

XTAL (IN)

Crystal oscillator connection. Should be left open if an external TTL clock is used. It is noted this input is not a TTL level input. See Table D.C. characteristics.

EXTAL (IN)

Crystal oscillator connection. An external TTL clock can be input on this line. This input is schmitt triggered.

φ (OUT)

System Clock. The frequency is equal to one-half of crystal oscillator.

RESET — CPU Reset (IN)

When LOW, initializes the HD64180 CPU. All output signals are held inactive during RESET.

A_0-A_{17} — Address Bus (OUT, 3-STATE)
A_{18}/TOUT

19-bit address bus provides physical memory addresses of up to 512k bytes. The address bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW. A_{18} is multiplexed with the TOUT output from PRT channel 1. During RESET, the address bus function is selected. TOUT function can be selected under software control.

D_0-D_7 — Data Bus (IN/OUT, 3-STATE)

Bidirectional 8-bit data bus. The data bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW.

RD — Read (OUT, 3-STATE)

Used during a CPU read cycle to enable transfer from the external memory or I/O device to the CPU data bus.

WR — Write (OUT, 3-STATE)

Used during a CPU write cycle to enable transfer from the CPU data bus to the external memory or I/O device.

ME — Memory Enable (OUT, 3-STATE)

Indicates memory read or write operation. The HD64180 asserts ME LOW in the following cases.
(a) When fetching instructions and operands.
(b) When reading or writing memory data.
(c) During memory access cycles of DMA.
(d) During dynamic RAM refresh cycles.

IOE — I/O Enable (OUT, 3-STATE)

Indicates I/O read or write operation. The HD64180 asserts IOE LOW in the following cases.
(a) When reading or writing I/O data.
(b) During I/O access cycles of DMA.
(c) During $\overline{INT}_0$ acknowledge cycle

WAIT — Bus Cycle Wait (IN)

Introduces wait states to extend memory and I/O cycles. If LOW at the falling edge of T_2, a wait state (Tw) is inserted. Wait states will continue to be inserted until the WAIT input is sampled HIGH at the falling edge of Tw, at which time the bus cycle will proceed to completion.

E — Enable (OUT)

Synchronous clock for connection to HD63× × series and other 6800/6500 series compatible peripheral LSIs.

BUSREQ — Bus Request (IN)

Another device may request use of the bus by asserting BUSREQ LOW. The CPU will stop executing instructions and

places the address bus, data bus, RD, WR, ME and IOE in the high impedance state.

BUSACK — Bus Acknowledge (OUT)

When the CPU completes bus release (in response to BUSREQ LOW), it will assert BUSACK LOW. This acknowledges that the bus is free for use by the requesting device.

HALT — Halt/Sleep Status (OUT)

Asserted LOW after execution of the HALT or SLP instructions. Used with LIR and ST output pins to encode CPU status.

LIR — Load Instruction Register (OUT)

Asserted LOW when the current cycle is an op-code fetch cycle. Used with HALT and ST output pins to encode CPU status.

ST — Status (OUT)

Used with the HALT and LIR output pins to encode CPU status.

Table 1 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation (1st op-code fetch)
1	1	0	CPU operation (2nd op-code and 3rd op-code fetch)
1	1	1	CPU operation (MC except for op-code fetch)
0	X	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)

NOTE) X: Don't care
MC: Machine cycle

REF — Refresh (OUT)

When LOW, indicates the CPU is in the dynamic RAM refresh cycle and the low-order 8 bits (A_0-A_7) of the address bus contain the refresh address.

NMI — Non-Maskable Interrupt (IN)

When edge transition from HIGH to LOW is detected, forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (Return from Non-Maskable Interrupt) instruction.

$\overline{INT}_0$ — Maskable Interrupt Level 0 (IN)

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. $\overline{INT}_0$ requests service using one of three software programmable interrupt modes.

Mode	Operation
0	Instruction fetched and executed from data bus.
1	Instruction fetched and executed from address 0038H.
2	Vector System — Low-order 8 bits vector table address fetched from data bus.

In all modes, the saved state information is restored by executing RETI (Return from Interrupt) instruction.

3

® HITACHI

$\overline{INT_1}$, $\overline{INT_2}$ — Maskable Interrupt Level 1, 2 (IN)
When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. $\overline{INT_1}$ and $\overline{INT_2}$ (and internally generated interrupts) request interrupt service using a vector system similar to Mode 2 of $\overline{INT_0}$.

$\overline{DREQ_0}$ — DMA Request — Channel 0 (IN)
When LOW (programmable edge or level sensitive), requests DMA transfer service from channel 0 of the HD64180 DMAC. $\overline{DREQ_0}$ is used for Channel 0 memory $\longleftrightarrow$ I/O and memory $\longleftrightarrow$ memory mapped I/O transfers. $\overline{DREQ_0}$ is not used for memory $\longleftrightarrow$ memory transfers. This pin is multiplexed with CKA_0.

$\overline{TEND_0}$ — Transfer End — Channel 0 (OUT)
Asserted LOW synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with CKA_1.

$\overline{DREQ_1}$ — DMA Request — Channel 1 (IN)
When LOW (programmable edge or level sense), requests DMA transfer service from channel 1 of the HD64180 DMAC. Channel 1 supports Memory $\longleftrightarrow$ I/O transfers.

$\overline{TEND_1}$ — Transfer End — Channel 1 (OUT)
Asserted LOW synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

TXA_0 — Asynchronous Transmit Data — Channel 0 (OUT)
Asynchronous transmit data from channel 0 of the Asynchronous Serial Communication Interface (ASCI).

RXA_0 — Asynchronous Receive Data — Channel 0 (IN)
Asynchronous receive data to channel 0 of the ASCI.

CKA_0 — Asynchronous Clock — Channel 0 (IN/OUT)
Clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with $\overline{DREQ_0}$.

$\overline{RTS_0}$ — Request to Send — Channel 0 (OUT)
Programmable modem control output signal for channel 0 of the ASCI.

$\overline{CTS_0}$ — Clear to Send — Channel 0 (IN)
Modem control input signal for channel 0 of the ASCI.

$\overline{DCD_0}$ — Data Carrier Detect — Channel 0 (IN)
Modem control input signal for channel 0 of the ASCI.

TXA_1 — Asynchronous Transmit Data — Channel 1 (OUT)
Asynchronous transmit data from channel 1 of the ASCI.

RXA_1 — Asynchronous Receive Data — Channel 1 (IN)
Asynchronous receive data to channel 1 of the ASCI.

CKA_1 — Asynchronous Clock — Channel 1 (IN/OUT)
Clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with $\overline{TEND_0}$.

$\overline{CTS_1}$ — Clear to Send — Channel 1 (IN)
Modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

TXS — Clocked Serial Transmit Data (OUT)
Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

RXS — Clocked Serial Receive Data (IN)
Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1 $\overline{CTS_1}$ modem control input.

CKS — Serial Clock (IN/OUT)
Input or output clock for the CSI/O.

TOUT — Timer Output (OUT)
Pulse output from Programmable Reload Timer channel 1. This pin is multiplexed (software selectable) with A_{18} (Address 18).

V_{CC} — Power Supply

V_{SS} — Ground

Multiplexed pin descriptions
A_{18}/TOUT
During RESET, this pin is initialized as A_{18} pin. If either TOC1 or TOC0 bit in Timer Control Register (TCR) is set to 1, TOUT function is selected.
If TOC1 and TOC0 bits are cleared to 0, A_{18} function is selected.

CKA_0/$\overline{DREQ_0}$
During RESET, this pin is initialized as CKA_0 pin. If either DM1 or SM1 in DMA Mode Register (DMODE) is set to 1, $\overline{DREQ_0}$ function is always selected.

CKA_1/$\overline{TEND_0}$
During RESET, this pin is initialized as CKA_1 pin. If $\overline{CKA1D}$ bit in ASCI control register ch 1 (CNTLA1) is set to 1, $\overline{TEND_0}$ function is selected. If $\overline{CKA1D}$ bit is set to 0, CKA_1 function is selected.

RXS/$\overline{CTS_1}$
During RESET, this pin is initialized as RXS pin. If CTS1E bit in ASCI status register ch1 (STAT1) is set to 1, $\overline{CTS_1}$ function is selected.
If CTS1E bit is set to 0, RXS function is selected.

2 CPU REGISTERS

The HD64180 CPU registers consist of Register Set GR, Register Set GR' and Special Registers.

The Register Set GR consists of 8-bit Accumulator (A), 8-bit Flag Register (F), and three General Purpose Registers (BC, DE, and HL) which may be treated as 16-bit registers (BC, DE, and HL) or as individual 8-bit registers (B, C, D, E, H, and L) depending on the instruction to be executed. The Register Set GR' is alternate register set of Register Set GR and also contains Accumulator (A'), Flag Register (F') and three General Purpose Registers (BC', DE', and HL'). While the alternate Register Set GR' contents are not directly accessible, the contents can be programmably exchanged at high speed with those of Register Set GR.

The Special Registers consist of 8-bit Interrupt Vector Register (I), 8-bit R Counter (R), two 16-bit Index Registers (IX and IY), 16-bit Stack Pointer (SP), and 16-bit Program Counter (PC).

Fig. 8 shows CPU registers configuration.

Register Set GR

Accumulator A	Flag Register F	
B Register	C Register	General Purpose Registers
D Register	E Register	
H Register	L Register	

Register Set GR'

Accumulator A'	Flag Register F'	
B' Register	C' Register	General Purpose Registers
D' Register	E' Register	
H' Register	L' Register	

Special Registers

Interrupt Vector Register I	R Counter R
Index Register	IX
Index Register	IY
Stack Pointer	SP
Program Counter	PC

Figure 8 CPU Register Configuration

2.1 Register Description

(1) Accumulator (A, A')

The Accumulator (A) serves as the primary register used for many arithmetic, logical and I/O instructions.

(2) Flag Registers (F, F')

The flag register stores various status bits (described in the next section) which reflect the results of instruction execution.

(3) General Purpose Registers (BC, BC', DE, DE', HL, HL')

The General Purpose Registers are used for both address and data operation. Depending on instruction, each half (8 bits) of these registers (B, C, D, E, H, and L) may also be used.

(4) Interrupt Vector Register (I)

For interrupts which require a vector table address to be calculated ($\overline{INT_0}$ Mode 2, $\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts), the Interrupt Vector Register (I) provides the most significant byte of the vector table address.

(5) R Counter (R)

The least significant seven bits of the R Counter (R) serve to count the number of instructions executed by the HD64180. R is incremented for each CPU op-code fetch cycles (each LIR cycles).

(6) Index Registers (IX, and IY)

The Index Registers are used for both address and data operations. For addressing, the contents of a displacement specified in the instruction are added to or subtracted from the Index Register to determine an effective operand address.

(7) Stack Pointer (SP)

The Stack Pointer (SP) contains the memory address based LIFO stack.

(8) Program Counter (PC)

The Program Counter (PC) contains the address of the instruction to be executed and is automatically updated after each instruction fetch.

(9) Flag Register (F)

The Flag Register stores the logical state reflecting the results of instruction execution. The contents of the Flag Register are used to control program flow and instruction operation.

3

bit	7	6	5	4	3	2	1	0	
	S	Z	–	H	–	P/V	N	C	Flag Register (F)

S: Sign (bit 7)

S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit 7 = 1 are interpreted as negative.

Z: Zero (bit 6)

Z is set to 1 when instruction execution results containing 0. Otherwise, Z is reset to 0.

H: Half Carry (bit 4)

H is used by the DAA (Decimal Adjust Accumulator) instruction to reflect borrow or carry from the least significant 4 bits and thereby adjust the results of BCD addition and subtraction.

P/V: Parity/Overflow (bit 2)

P/V serves a dual purpose. For logical operations P/V is set to 1 if the number of 1 bit in the result is even and P/V is reset to 0 if the number of 1 bit in the result is odd. For two complement arithmetic, P/V is set to 1 if the operation produces a result which is outside the allowable range ($+127$ to -128 for 8-bit operations, $+32767$ to -32768 for 16-bit operations).

N: Negative (bit 1)

N is set to 1 if the last arithmetic instruction was a subtract operation (SUB, DEC, CP, etc.) and N is reset to 0 if the last arithmetic instruction was an addition operation (ADD, INC, etc.).

C: Carry (bit 0)

C is set to 1 when a carry (addition) or borrow (subtraction) from the most significant bit of the result occurs. C is also affected by Accumulator logic operations such as shifts and rotates.

3 ADDRESSING MODES

The HD64180 instruction set includes eight addressing modes.
Implied Register
Register Direct
Register Indirect
Indexed
Extended
Immediate
Relative
IO

(1) Implied Register (IMP)

Certain op-codes automatically imply register usage, such as the arithmetic operations which inherently reference the Accumulator, Index Registers, Stack Pointer and General Purpose Registers.

(2) Register Direct (REG)

Many op-codes contain bit fields specifying registers to be used for the operation. The exact bit field definition vary depending on instruction as follows.

8-bit Register

g or g' field	Register
0 0 0	B
0 0 1	C
0 1 0	D
0 1 1	E
1 0 0	H
1 0 1	L
1 1 0	–
1 1 1	A

ww field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	S P

xx field	Register
0 0	B C
0 1	D E
1 0	I X
1 1	S P

16-bit Register

zz field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	A F

yy field	Register
0 0	B C
0 1	D E
1 0	I Y
1 1	S P

Suffixed H and L to ww,xx,yy,zz (ex. wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.

(3) Register Indirect (REG)

The memory operand address is contained in one of the 16-bit General Purpose Registers (BC, DE and HL).

(4) Indexed (INDX)

The memory operand address is calculated using the contents of an Index Register (IX or IY) and an 8-bit signed displacement specified in the instruction.

(5) Extended (EXT)

The memory operand address is specified by two bytes contained in the instruction.

(6) Immediate (IMMED)

The memory operands are contained within one or two bytes of the instruction.

(7) Relative (REL)

Relative addressing mode is only used by the conditional and unconditional branch instructions. The branch displacement (relative to the contents of the program counter) is contained in the instruction.

(8) IO (IO)

IO addressing mode is used only by I/O instructions. This mode specifies I/O address ($\overline{IOE} = 0$) and outputs them as follows.

(1) An operand is output to A_0-A_7. The Contents of Accumulator is output to A_8-A_{15}.

(2) The Contents of Register B is output to A_0-A_7. The Contents of Register C is output to A_8-A_{15}.

(3) An operand is output to A_0-A_7. 00H is output to A_8-A_{15}. (useful for internal I/O register access)

(4) The Contents of Register C is output to A_0-A_7. 00H is output to A_8-A_{15}. (useful for internal I/O register access)

3

■ CPU BUS TIMING

This section explains the HD64180 CPU timing for the following operations.

(1) Instruction (op-code) fetch timing.
(2) Operand and data read/write timing.
(3) I/O read/write timing.
(4) Basic instruction (fetch and execute) timing.
(5) RESET timing.
(6) BUSREQ/BUSACK bus exchange timing.

The basic CPU operation consists of one or more "machine cycles" (MC). A machine cycle consists of three system clocks, T_1, T_2 and T_3 while accessing memory or I/O, or it consists of one system clock, Ti while the CPU internal operation. The system clock (ϕ) is half frequency of crystal oscillation (Ex. 8 MHz crystal $\longrightarrow$ ϕ of 4

MHz, 250 nsec). For interfacing to slow memory or peripherals, optional wait states (Tw) may be inserted between T_2 and T_3.

• Instruction (op-code) Fetch Timing

Fig. 9 shows the instruction (op-code) fetch timing with no wait states.

An op-code fetch cycle is externally indicated when the $\overline{\text{LIR}}$ (Load Instruction Register) output pin is LOW.

In the first half of T_1, the address bus (A_0-A_{18}) is driven with the contents of the Program Counter (PC). Note that this is the translated address output of the HD64180 on-chip MMU.

In the second half of T_1, the $\overline{\text{ME}}$ (Memory Enable) and $\overline{\text{RD}}$ (Read) signals are asserted LOW, enabling the memory.

The op-code on the data bus is latched at the rising edge of T_3 and the bus cycle terminates at the end of T_3.

Figure 9 Op-Code Fetch Timing

Fig. 10 illustrates the insertion of wait states (Tw) into the op-code fetch cycle. Wait states (Tw) are controlled by the external $\overline{\text{WAIT}}$ input combined with an on-chip programmable wait state generator.

At the falling edge of T_2 the combined $\overline{\text{WAIT}}$ input is sampled. If $\overline{\text{WAIT}}$ input is asserted LOW, a wait state (Tw) is inserted. The address bus, $\overline{\text{ME}}$, $\overline{\text{RD}}$ and $\overline{\text{LIR}}$ are held stable during wait states. When the $\overline{\text{WAIT}}$ is sampled inactive HIGH at the falling edge of Tw, the bus cycle enters T_3 and completes at the end of T_3.

Figure 10 Op-Code Fetch Timing (with wait state)

• **Operand and Data Read/Write Timing**

The instruction operand and data read/write timing differs from op-code fetch timing in two ways. First, the $\overline{\text{LIR}}$ output is held inactive. Second, the read cycle timing is relaxed by one-half clock cycle since data is latched at the falling edge of T_3.

Instruction operands include immediate data, displacement and extended addresses and have the same timing as memory data reads.

During memory write cycles the $\overline{\text{ME}}$ signal goes active in the second half of T_1. At the end of T_1, the data bus is driven with the write data.

At the start of T_2, the $\overline{\text{WR}}$ signal is asserted LOW enabling the memory. $\overline{\text{ME}}$ and $\overline{\text{WR}}$ go inactive in the second half of T_3 followed by deactivation of the write data on the data bus.

Wait states (Tw) are inserted as previously described for op-code fetch cycles.

Fig. 11 illustrates the read/write timing without wait states (Tw), while Fig. 12 illustrates read/write timing with wait states (Tw).

Figure 11 Memory Read/Write Timing (without wait state)

Figure 12 Memory Read/Write Timing (with wait state)

4.3 I/O Read/Write Timing

I/O instructions cause data read/write transfer which differs from memory data transfer in the following three ways. The $\overline{IOE}$ (I/O Enable) signal is asserted LOW instead of the $\overline{ME}$ signal. The 16-bit I/O address is not translated by the MMU and A_{16}-A_{18} are held LOW. At least one wait state (Tw) is always inserted for I/O read and write cycles (except internal I/O cycles).

Fig. 13 shows I/O read/write timing with the automatically inserted wait state (Tw).

NOTE: $A_{16}-A_{18} = 0$ for I/O cycles

Figure 13 I/O Read/Write Timing

4.4 Basic Instruction Timing

An instruction may consist of a number of machine cycles including op-code fetch, operand fetch and data read/write cycles. An instruction may also include cycles for internal processing in which case the bus is idle.

The example in Fig. 14 illustrates the bus timing for the data transfer instruction LD (IX+d),g. This instruction moves the contents of a CPU register (g) to the memory location with address computed by adding an signed 8-bit displacement (d) to the contents of an index register (IX).

The instruction cycle starts with the two machine cycles to read the two bytes instruction op-code as indicated by $\overline{LIR}$ LOW. Next, the instruction operand (d) is fetched.

The external bus is idle while the CPU computes the effective address. Finally, the computed memory location is written with the contents of the CPU register (g).

NOTE: d = displacement
g = register contents

Figure 14 LD (IX + d), g Instruction Timing

4.5 RESET Timing

Fig. 15 shows the HD64180 hardware RESET timing. If the RE-SET pin is LOW for at least six clock cycles, processing is termi-

nated and the HD64180 restarts execution from (logical and physical) address 00000H.

Figure 15 RESET Timing

4.6 BUSREQ/BUSACK Bus Exchange Timing

The HD64180 can coordinate the exchange of control, address and data bus ownership with another bus master. The alternate bus master can request the bus release by asserting the BUSREQ (Bus Request) input LOW. After the HD64180 releases the bus, it relinquishes control to the alternate bus master by asserting the BUSACK (Bus Acknowledge) output LOW.

The bus may be released by the HD64180 at the end of each machine cycle. In this context a machine cycle consists of a minimum of 3 clock cycles (more if wait states are inserted) for op-code fetch, memory read/write and I/O read/write cycles. Except for these cases, a machine cycle corresponds to one clock cycle.

When the bus is released, the address $(A_0$-$A_{18})$, data $(D_0$-$D_7)$

and control ($\overline{ME}$, $\overline{IOE}$, $\overline{RD}$, and $\overline{WR}$) signals are placed in the high impedance state.

Note that dynamic RAM refresh is not performed when the HD64180 has released the bus. The alternate bus master must provide dynamic memory refreshing if the bus is released for long periods of time.

Fig. 16 illustrates BUSREQ/BUSACK bus exchange during a memory read cycle. Fig. 17 illustrates bus exchange when the bus release is requested during an HD64180 CPU internal operation. BUSREQ is sampled at the falling edge of the system clock prior to T_3, Ti and Tx (BUS RELEASE state). If BUSREQ is asserted LOW at the falling edge of the clock state prior to Tx, another Tx is executed.

3

Figure 16 Bus Exchange Timing (1)

Figure 17 Bus Exchange Timing (2)

5 HALT AND LOW POWER OPERATION MODES

The HD64180 can operate in 4 different modes. HALT mode, IOSTOP mode and two low power operation modes — SLEEP and SYSTEM STOP. Note that in all operating modes, the basic CPU clock (XTAL, EXTAL) must remain active.

5.1 HALT Mode

HALT mode is entered by execution of the HALT instruction (op-code = 76H) and has the following characteristics.
(1) The internal CPU clock remains active.
(2) All internal and external interrupts can be received.
(3) Bus exchange (BUSREQ and BUSACK) can occur.
(4) Dynamic RAM refresh cycle (REF) insertion continues at the programmed interval.
(5) I/O operations (ASCI, CSI/O and PRT) continue.
(6) The DMAC can operate.
(7) The HALT output pin is asserted LOW.
(8) The external bus activity consists of repeated 'dummy' fetches of the op-code following the HALT instruction.

Essentially, the HD64180 operates normally in HALT mode, except that instruction execution is stopped.

HALT mode can be exited in the following two ways.

RESET Exit from HALT Mode

If the RESET input is asserted LOW for at least six clock cycles, HALT mode is exited and the normal RESET sequence (restart at address 00000H) is initiated.

Interrupt Exit from HALT Mode

When an internal or external interrupt is generated, HALT mode is exited and the normal interrupt response sequence is initiated.

If the interrupt source is masked (individually by enable bit, or globally by IEF_1 state), the HD64180 remains in HALT mode. However, NMI interrupt will initiate the normal NMI interrupt response sequence independent of the state of IEF_1.

HALT timing is shown in Fig. 18.

Figure 18 HALT Timing

5.2 SLEEP Mode

SLEEP mode is entered by execution of the 2 byte SLP instruction. SLEEP mode has the following characteristics.
(1) The internal CPU clock stops, reducing power consumption.
(2) The internal crystal oscillator does not stop.
(3) Internal and external interrupt inputs can be received.
(4) DRAM refresh cycles stop.
(5) I/O operations using on-chip peripherals continue.
(6) The internal DMAC stop.
(7) BUSREQ can be received and acknowledged.
(8) Address outputs go HIGH and all other control signal output become inactive HIGH.
(9) Data Bus, 3-state.
SLEEP mode is exited in one of two ways as shown below.

RESET Exit from SLEEP Mode

If the RESET input is held LOW for at least six clock cycles, the HD64180 will exit SLEEP mode and begin the normal RESET sequence with execution starting at address (logical and physical) 00000H.

Interrupt Exit from SLEEP Mode

The SLEEP mode is exited by detection of an external (NMI, INT_0, INT_1, INT_2) or internal (ASCI, CSI/O, PRT) interrupt.

In the case of NMI, SLEEP Mode is exited and the CPU begins the normal NMI interrupt response sequence.

In the case of all other interrupts, the interrupt response depends on the state of the global interrupt enable flag (IEF_1) and the individual interrupt source enable bit.

If the individual interrupt condition is disabled by the corresponding enable bit, occurrence of that interrupt is ignored and the CPU remains in the SLEEP state.

Assuming the individual interrupt condition is enabled, the response to that interrupt depends on the global interrupt enable flag (IEF_1). If interrupts are globally enabled (IEF_1=1) and an individually enabled interrupt occurs, SLEEP mode is exited and the appropriate normal interrupt response sequence is executed.

If interrupts are globally disabled (IEF_1=0) and an individually enabled interrupt occurs, SLEEP mode is exited and instruction execution begins with the instruction following the SLP instruction. Note that this provides a technique for synchronization with high speed external events without incurring the latency imposed by an interrupt response sequence.

Fig. 19 shows SLEEP timing.

3

5.3 IOSTOP Mode

IOSTOP mode is entered by setting the IOSTP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is by clearing the IOSTP bit in ICR to 0.

5.4 SYSTEM STOP Mode

SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, on-chip I/O and CPU stop operating, reducing power consumption. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode, noting that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.

Figure 19 SLEEP Timing

6 INTERRUPTS

The HD64180 CPU has twelve interrupt sources, four external and eight internal, with fixed priority.

This section explains the CPU registers associated with interrupt processing, the TRAP interrupt, interrupt response modes and the external interrupts. The detailed discussion of internal interrupt generation (except TRAP) is presented in the appropriate hardware section (i.e. PRT, DMAC, ASCI and CSI/O).

Priority		Interrupt	
Higher	1	TRAP (Undefined Op-code Trap)	...... Internal Interrupt
Priority	2	$\overline{NMI}$ (Non Maskable Interrupt)	⎫
↑	3	$\overline{INT}_0$ (Maskable Interrupt Level 0)	⎬ External Interrupt
	4	$\overline{INT}_1$ (Maskable Interrupt Level 1)	⎭
	5	$\overline{INT}_2$ (Maskable Interrupt Level 2)	⎫
	6	Timer 0	
	7	Timer 1	
	8	DMA channel 0	
	9	DMA channel 1	⎬ Internal Interrupt
	10	Clocked Serial I/O Port	
Lower	11	Asynchronous SCI channel 0	
Priority	12	Asynchronous SCI channel 1	⎭

Figure 20 Interrupt Sources

6.1 Interrupt Control Registers and Flags

The HD64180 contains three registers and two flags which are associated with interrupt processing.

Register and Flag Name	Function	Access Method
I	Contains upper 8-bit of interrupt vector	LD A, I and LD I, A instructions
IL	Contains lower 8-bit of interrupt vector	I/O instruction (addr = 33H)
ITC	Interrupt/Trap control	I/O instruction (addr = 34H)
IEF₁, IEF₂	Enable/disable interrupt	EI, DI, LD A, I, and LD A, R instructions

(1) Interrupt Vector Register (I)

Mode 2 for $\overline{INT}_0$ external interrupt, $\overline{INT}_1$ and $\overline{INT}_2$ external interrupts and all internal interrupts (except TRAP) use a programmable vectored technique to determine the address at which interrupt processing starts. In response to the interrupt a 16-bit address is generated. This address accesses a vector table in memory to obtain the address at which execution restarts.

While the method for generation of the least significant byte of the table address differs, all vectored interrupts use the contents of I as the most significant byte of the table address. By programming the contents of I, vector tables can be relocated on 256 bytes boundaries throughout the 64k bytes logical address space.

Note that I is read/written with the LD A, I and LD I, A instructions rather than I/O (IN, OUT) instructions.

I is initialized to 00H during RESET.

(2) Interrupt Vector Low Register (IL)

Interrupt Vector Low Register (IL : I/O Address = 33H)

bit	7	6	5	4	3	2	1	0
	IL7	IL6	IL5	–	–	–	–	–
	R/W	R/W	R/W					

Programmable | Interrupt Source Dependent Code

This register determines the most significant three bits of the low-order byte of the interrupt vector table address for external interrupts $\overline{INT}_1$ and $\overline{INT}_2$ and all internal interrupts (except TRAP). The five least significant bits are fixed for each specific interrupt source. By programming IL the vector table can be relocated on 32 bytes boundaries.

IL is initialized to 00H during RESET.

(3) INT/TRAP Control Register (ITC)

INT/TRAP Control Register (ITC : I/O Address = 34H)

bit	7	6	5	4	3	2	1	0
	TRAP	UFO	–	–	–	ITE2	ITE1	ITE0
	R/W	R				R/W	R/W	R/W

ITC is used to handle TRAP interrupts and to enable or disable the external maskable interrupt inputs $\overline{INT}_0$, $\overline{INT}_1$, and $\overline{INT}_2$.

TRAP (bit 7)

This bit is set to 1 when an undefined op-code is fetched. TRAP can be reset under program control by writing it with 0, however it cannot be written with 1 under program control. TRAP is cleared to 0 during RESET.

UFO: Undefined Fetch Object (bit 6)

When a TRAP interrupt occurs (TRAP bit is set to 1), the contents of UFO allow determination of the starting address of the undefined instruction. This is necessary since the TRAP may occur on either the second or third byte of the op-code. UFO allows the stacked PC value (stacked in response to TRAP) to be correctly adjusted. If UFO = 0, the first op-code should be interpreted as the stacked PC−1. If UFO = 1, the first op-code address is stacked PC−2. UFO is read-only.

ITE2,1,0: Interrupt Enable 2,1,0 (bits 2-0)

ITE2, ITE1 and ITE0 enable and disable the external interrupt inputs $\overline{INT}_2$, $\overline{INT}_1$, and $\overline{INT}_0$ respectively. If cleared to 0, the interrupt is masked. During RESET, ITE0 is initialized to 1 while ITE1 and ITE2 are initialized to 0.

· Interrupt Enable Flag 1,2 (IEF₁, IEF₂)

IEF₁ controls the overall enabling and disabling of all internal and external maskable interrupts (i.e. all interrupts except $\overline{NMI}$ and

3

TRAP).

If $IEF_1 = 0$, all maskable interrupts are disabled. IEF_1 can be reset to 0 by the DI (Disable Interrupts) instruction and set to 1 by the EI (Enable Interrupts) instruction.

The purpose of IEF_2 is to correctly manage the occurrence of $\overline{NMI}$. During $\overline{NMI}$, the prior interrupt reception state is saved and all maskable interrupts are automatically disabled (IEF_1 copied to IEF_2 and then IEF_1 cleared to 0). At the end of the $\overline{NMI}$ interrupt service routine, execution of the RETN (Return from Non-maskable Interrupt) will automatically restore the interrupt receiving state (by copying IEF_2 to IEF_1) prior to the occurrence of $\overline{NMI}$.

IEF_2 state can be reflected in the P/V bit of the CPU Status register by executing LD A, I or LD A, R instructions.

Table 2 shows the state of IEF_1 and IEF_2.

Table 2   State of IEF_1 and IEF_2

CPU Operation	IEF_1	IEF_2	REMARKS
RESET	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP.
$\overline{NMI}$	0	IEF_1	Copies the contents of IEF_1 to IEF_2.
RETN	IEF_2	not affected	Returns from the $\overline{NMI}$ service routine.
Interrupt except $\overline{NMI}$ and TRAP	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP.
RETI	not affected	not affected	
TRAP	not affected	not affected	
EI	1	1	
DI	0	0	
LD A, I	not affected	not affected	Transfers the contents of IEF_2 to P/V flag.
LD A, R	not affected	not affected	Transfers the contents of IEF_2 to P/V flag.

6.2 TRAP Interrupt

The HD64180 generates a non-maskable (not affected by the state of IEF_1) TRAP interrupt when an undefined op-code fetch occurs. This feature can be used to increase software reliability, implement an 'extended' instruction set, or both. TRAP may occur during op-code fetch cycles and also if an undefined op-code is fetched during the interrupt acknowledge cycle for $\overline{INT_0}$ when Mode 0 is used.

When a TRAP interrupt occurs the HD64180 operates as follows.
(1) The TRAP bit in the Interrupt TRAP/Control (ITC) register is set to 1.
(2) The current PC (Program Counter) value, reflecting the location of the undefined op-code, is saved on the stack.
(3) The HD64180 vectors to logical address 0. Note that if logical address 0000H is mapped to physical address 00000H, the vector is the same as for RESET. In this case, testing the TRAP bit in ITC will reveal whether the restart at physical address 00000H was caused by RESET or TRAP.

The state of the UFO (Undefined Fetch Object) bit in ITC allows TRAP manipulation software to correctly 'adjust' the stacked PC depending on whether the second or third byte of the op-code generated the TRAP. If UFO = 0, the starting address of the invalid instruction is equal to the stacked PC−1. If UFO = 1, the starting address of the invalid instruction is equal to the stacked PC−2. Fig. 21 shows TRAP Timing.

Note that Bus Release cycle, Refresh cycle, DMA cycle and WAIT cycle can't be inserted just after T_{TP} state which is inserted for TRAP interrupt sequence.

HD64180R/Z

Figure 21 (a) TRAP Timing — 2nd Op-code Undefined

3

Figure 21 (b) TRAP Timing — 2nd Op-code Undefined

6.3 External Interrupts

The HD64180 has four external hardware interrupt inputs.
(1) $\overline{\text{NMI}}$ — Non-maskable Interrupt
(2) $\overline{\text{INT}}_0$ — Maskable Interrupt Level 0
(3) $\overline{\text{INT}}_1$ — Maskable Interrupt Level 1
(4) $\overline{\text{INT}}_2$ — Maskable Interrupt Level 2

$\overline{\text{NMI}}$, $\overline{\text{INT}}_1$ and $\overline{\text{INT}}_2$ have fixed interrupt response modes. $\overline{\text{INT}}_0$ has three different software programmable interrupt response modes — Mode 0, Mode 1 and Mode 2.

6.4 $\overline{\text{NMI}}$ — Non-Maskable Interrupt

The $\overline{\text{NMI}}$ interrupt input is edge sensitive and cannot be masked by software. When $\overline{\text{NMI}}$ is detected, the HD64180 operates as follows.
(1) DMAC operation is suspended by clearing the DME (DMA Main Enable) bit in DCNTL.
(2) The PC is pushed onto the stack.
(3) The contents of IEF_1 are copied to IEF_2. This saves the interrupt reception state that existed prior to $\overline{\text{NMI}}$.
(4) IEF_1 is cleared to 0. This disables all external and internal maskable interrupts (i.e. all interrupts except $\overline{\text{NMI}}$ and TRAP).

(5) Execution commences at logical address 0066H.

The last instruction of an $\overline{\text{NMI}}$ service routine should be RETN (Return from Non-maskable Interrupt). This restores the stacked PC, allowing the interrupted program to continue. Furthermore, RETN causes IEF_2 to be copied to IEF_1, restoring the interrupt reception state that existed prior to the $\overline{\text{NMI}}$.

Note that $\overline{\text{NMI}}$, since it can be accepted during HD64180 on-chip DMAC operation, can be used to externally interrupt DMA transfer. The $\overline{\text{NMI}}$ service routine can reactivate or abort the DMAC operation as required by the application.

For $\overline{\text{NMI}}$, special care must be taken to insure that interrupt inputs do not 'overrun' the $\overline{\text{NMI}}$ service routine. Unlimited $\overline{\text{NMI}}$ inputs without a corresponding number of RETN instructions will eventually cause stack overflow.

Fig. 22 shows the use of $\overline{\text{NMI}}$ and RETN while Fig. 23 details $\overline{\text{NMI}}$ response timing. $\overline{\text{NMI}}$ is edge sensitive and the internally latched $\overline{\text{NMI}}$ falling edge is held until it is sampled. If the falling edge of $\overline{\text{NMI}}$ is latched before the falling edge of clock state prior to T_3 or Ti in the last machine cycle, the internally latched $\overline{\text{NMI}}$ is sampled at the falling edge of the clock state prior to T_3 or Ti in the last machine cycle and $\overline{\text{NMI}}$ acknowledge cycle begins at the end of the current machine cycle.

Figure 22 $\overline{\text{NMI}}$ Sequence

Figure 23 $\overline{\text{NMI}}$ Timing

6.5 $\overline{INT_0}$ — Maskable Interrupt Level 0

The next highest priority external interrupt after $\overline{NMI}$ is $\overline{INT_0}$. $\overline{INT_0}$ is sampled at the falling edge of the clock state prior to T_3 or Ti in the last machine cycle. If $\overline{INT_0}$ is asserted LOW at the falling edge of the clock state prior to T_3 or Ti in the last machine cycle, $\overline{INT_0}$ is accepted. The interrupt is masked if either the IEF, flag or the ITE0 (Interrupt Enable 0) bit in ITC are cleared to 0. Note that after RE-SET the state is as follows.

(1) IEF_1 is 0, so $\overline{INT_0}$ is masked.
(2) ITE0 is 1, so $\overline{INT_0}$ is enabled by execution of the EI (Enable Interrupts) instruction.

The $\overline{INT_0}$ interrupt is unique in that three programmable interrupt response modes are available — Mode 0, Mode 1, and Mode 2. The specific mode is selected with the IM 0, IM 1 and IM 2 (Set Interrupt Mode) instructions. During RESET, the HD64180 is initialized to use Mode 0 for $\overline{INT_0}$.

The three interrupt response modes for $\overline{INT_0}$ are...
(1) Mode 0 — Instruction fetch from data bus.
(2) Mode 1 — Restart at logical address 0038H.
(3) Mode 2 — Low byte vector table address fetch from data bus.

$\overline{INT_0}$ Mode 0

During the interrupt acknowledge cycle, an instruction is fetched from the data bus (D_0-D_7) at the rising edge of T_3. Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked.

Note that TRAP interrupt will occur if an invalid instruction is fetched during $\overline{INT_0}$ Mode 0 interrupt acknowledge.

Fig. 24 shows $\overline{INT_0}$ Mode 0 Timing.

Figure 24 $\overline{INT_0}$ Mode 0 Timing (RST Instruction on the Data Bus)

3

$\overline{INT}_0$ Mode 1

When $\overline{INT}_0$ is received, the PC is stacked and instruction execution restarts at logical address 0038H. Both IEF_1 and IEF_2 flags are reset to 0, disabling all maskable interrupts. The interrupt service routine should normally terminate with the EI (Enable Interrupts) instruction followed by the RETI (Return from Interrupt) instruction, so that the interrupts are reenabled. Fig. 25 shows the use of $\overline{INT}_0$ (Mode 1) and RETI.

Fig. 26 shows $\overline{INT}_0$ Mode 1 timing.

Figure 25 $\overline{INT}_0$ Mode 1 Interrupt Sequence

* Two wait states are automatically inserted.

Figure 26 $\overline{INT}_0$ Mode 1 Timing

$\overline{\text{INT}}_0$ Mode 2

This method determines the restart address by reading the contents of a table residing in memory. The vector table consists of up to 128 two-byte restart addresses stored in low byte, high byte order.

The vector table address is located on 256 bytes boundaries in the 64k bytes logical address space as programmed in the 8-bit Interrupt Vector Register (I). Fig. 27 shows the $\overline{\text{INT}}_0$ Mode 2 Vector acquisition.

During $\overline{\text{INT}}_0$ Mode 2 acknowledge cycle, first, the low-order 8 bits of vector is fetched from the data bus at the rising edge of T_3

and CPU acquires the 16-bit vector.

Next, the PC is stacked. Finally, the 16-bit restart address is fetched from the vector table and execution commences at that address.

Note that external vector acquisition is indicated by $\overline{\text{LIR}}$ and $\overline{\text{IOE}}$ both LOW. Two wait states (Tw) are automatically inserted for external vector fetch cycles.

During RESET the Interrupt Vector Register (I) is initialized to 00H and, if necessary, should be set to a different value prior to the occurrence of a $\overline{\text{INT}}_0$ Mode 2 interrupt. Fig. 28 shows $\overline{\text{INT}}_0$ Mode 2 interrupt Timing.

Memory

Figure 27 $\overline{\text{INT}}_0$ Mode 2 Vector Acquisition

3

* Two wait states are automatically inserted.

Figure 28 $\overline{INT}_0$ Mode 2 Timing

6.6 $\overline{INT_1}$, $\overline{INT_2}$

The operation of external interrupts $\overline{INT}_1$ and $\overline{INT}_2$ is a vector mode similar to $\overline{INT}_0$ Mode 2. The difference is that $\overline{INT}_1$ and $\overline{INT}_2$ generate the low-order byte of vector table address using the IL (Interrupt Vector Low) register rather than fetching it from the data bus. This is also the interrupt response sequence used for all internal interrupts (except TRAP).

As shown in Fig. 29 the low-order byte of vector table address is comprised of the most significant three bits of the software programmable IL register and the least significant five bits which are a unique fixed value for each interrupt ($\overline{INT}_1$, $\overline{INT}_2$ and internal) source.

$\overline{INT}_1$ and $\overline{INT}_2$ are globally masked by $IEF_1 = 0$. Each is also individually maskable by respectively clearing the ITE1 and ITE2 (bits 1, 2) of the INT/TRAP control register to 0.

During RESET, IEF_1, ITE1 and ITE2 bits are initialized to 0.

6.7 Internal Interrupts

Internal interrupts (except TRAP) use the same vectored response mode as $\overline{INT}_1$ and $\overline{INT}_2$ (Fig. 29). Internal interrupts are globally masked by $IEF_1 = 0$. Individual internal interrupts are enabled/disabled by programming each individual I/O (PRT, DMAC, CSI/O, ASCI) control register. The lower vector of $\overline{INT}_1$, $\overline{INT}_2$, and internal interrupt are summarized in Table 3.

Figure 29 $\overline{\text{INT}}_1$, $\overline{\text{INT}}_2$ and Internal Interrupts Vector Acquisition

Table 3 Interrupt Source and Lower Vector

Interrupt Source	Priority	IL			Fixed Code				
		b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0
$\overline{\text{INT}}_1$	Highest	•	•	•	0	0	0	0	0
$\overline{\text{INT}}_2$		•	•	•	0	0	0	1	0
PRT channel 0		•	•	•	0	0	1	0	0
PRT channel 1		•	•	•	0	0	1	1	0
DMA channel 0		•	•	•	0	1	0	0	0
DMA channel 1		•	•	•	0	1	0	1	0
CSI/O		•	•	•	0	1	1	0	0
ASCI channel 0		•	•	•	0	1	1	1	0
ASCI channel 1	Lowest	•	•	•	1	0	0	0	0

* Programmable

3

Interrupt Acknowledge Cycle Timing

Fig. 30 shows interrupt acknowledge cycle timing for internal interrupts, $\overline{INT_1}$, and $\overline{INT_2}$. $\overline{INT_1}$ and $\overline{INT_2}$ are sampled at the falling edge of clock state prior to T_3 or Ti in the last machine cycle. If $\overline{INT_1}$ or $\overline{INT_2}$ is asserted LOW at the falling edge of clock state prior to T_3 or Ti in the last machine cycle, the interrupt request is accepted.

Figure 30 $\overline{INT_1}$, $\overline{INT_2}$ and Internal Interrupts Timing

6.8 Interrupt Sources and Reset

(1) Interrupt Vector Register (I)

All bits are reset to 0.

Since I = 0 locates the vector tables starting at logical address 0000H, vectored interrupts ($\overline{INT_0}$ Mode 2, $\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts) will overlap with fixed restart interrupts like RESET (0), $\overline{NMI}$ (0066H), $\overline{INT_0}$ Mode 1 (0038H) and RST (0000H - 0038H). The vector table(s) can be built elsewhere in memory and located on 256 bytes boundaries by reprogramming I with the LD I, A instruction.

(2) IL Register

Bits 7 − 5 are reset to 0.

The IL Register can be programmed to locate the vector table for $\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts on 32 bytes sub-boundaries within the 256 bytes area specified by I.

(3) IEF₁, IEF₂ Flags

Reset to 0.

Interrupts other than $\overline{NMI}$ and TRAP are disabled.

(4) ITC Register

ITE0 are set to 1. ITE1 and ITE2 are reset to 0.

$\overline{INT_0}$ can be enabled by the EI instruction, which sets $IEF_1 = 1$. To enable $\overline{INT_1}$ and $\overline{INT_2}$ also requires that the ITE1 and ITE2 bits be respectively set = 1 by writing to ITC.

(5) I/O Control Registers

Interrupt enable bits reset to 0.

All HD64180 on-chip I/O (PRT, DMAC, CSI/O, ASCI) interrupts are disabled and can be individually enabled by writing to each I/O control register interrupt enable bit.

6.9 Difference between $\overline{INT_0}$ interrupt and the other interrupts ($\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts) in the interrupt acknowledge cycles

As shown in Fig. 24, Fig. 26, Fig. 28 and Fig. 30, the interrupt acknowledge cycle of $\overline{INT_0}$ is different from those of the other interrupts, that is, $\overline{INT_1}$, $\overline{INT_2}$ and internal interrupts concerning the state of control signals. The state of the control signals in each interrupt acknowledge cycle are shown below.

$\overline{INT_0}$ interrupt acknowledge cycle: $\overline{LIR} = 0$, $\overline{IOE} = 0$, ST = 0

$\overline{INT_1}$, $\overline{INT_2}$, and internal interrupt acknowledge cycle: $\overline{LIR} = 1$, $\overline{IOE} = 1$, ST = 0

7 MEMORY MANAGEMENT UNIT (MMU)

The HD64180 contains an on-chip MMU which performs the translation of the CPU 64k bytes (16-bit addresses- 0000H to FFFFH) logical memory address space into a 512k bytes (19-bit addresses- 00000H to 7FFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation.

7.1 Logical Address Spaces

The 64k bytes CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area and Common Area 1.

As shown in Fig. 31 a variety of logical memory configurations are possible. The boundaries between the Common and Bank Areas can be programmed with 4k bytes resolution.

Figure 31 Logical Address Mapping Examples

7.2 Logical to Physical Address Translation

Fig. 32 shows an example in which the three logical address space portions are mapped into a 512k bytes physical address space. The important points to note are that Common and Bank Areas can overlap and that Common Area 1 and Bank Area can be freely relocated (on 4k bytes physical address boundaries). Common Area 0 (if it exists) is always based at physical address 00000H.

Figure 32 Logical → Physical Memory Mapping Example

7.3 MMU Block Diagram

The MMU block diagram is shown in Fig. 33. The MMU translates internal 16-bit logical addresses to external 19-bit physical addresses.

Figure 33 MMU Block Diagram

Whether address translation takes place depends on the type of CPU cycle as follows.

(1) Memory Cycles

Address Translation occurs for all memory access cycles including instruction and operand fetches, memory data reads and writes, hardware interrupt vector fetch and software interrupt restarts.

(2) I/O Cycles

The MMU is logically bypassed for I/O cycles. The 16-bit logical I/O address space corresponds directly with the 16-bit physical I/O address space. The upper three bits (A_{16}-A_{18}) of the physical address are always 0 during I/O cycles.

Figure 34 I/O Address Translation

(3) DMA Cycles

When the HD64180 on-chip DMAC is using the external bus, the MMU is physically bypassed. The 19-bit source and destination registers in the DMAC are directly output on the physical address bus (A_0-A_{18}).

7.4 MMU Registers

Three MMU registers are used to program a specific configuration of logical and physical memory.
(1) MMU Common/Bank Area Register (CBAR)
(2) MMU Common Base Register (CBR)
(3) MMU Bank Base Register (BBR)

CBAR is used to define the logical memory organization, while CBR and BBR are used to relocate logical areas within the 512k bytes physical address space. The resolution for both setting boundaries within the logical space and relocation within the physical space is 4k bytes.

The CAR field of CBAR determines the start address of Common Area 1 (Upper Common) and by default, the end address of the Bank Area. The BAR field determines the start address of the Bank Area and by default, the end address of Common Area 0 (Lower Common).

The CA and BA fields of CBAR may be freely programmed subject only to the restriction that CA may never be less than BA. Fig. 35 and Fig. 36 shows example of logical memory organizations associated with different values of CA and BA.

Figure 35 Logical Memory Organization

Figure 36 Logical Space Configuration (Example)

7.5 MMU Register Description

(1) MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the HD64180 64k bytes logical address space for up to three areas, Common Area 0, Bank Area, and Common Area 1.

MMU Common/Bank Area Register (CBAR : I/O Address = 3AH)

bit	7	6	5	4	3	2	1	0
	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CA3-CA0: CA (bits 7-4)

CA specifies the start (low) address (on 4k bytes boundaries) for the Common Area 1. This also determines the last address of the Bank Area. All bits of CA are initialized to 1 during RESET.

BA3-BA0: BA (bits 3-0)

BA specifies the start (low) address (on 4k bytes boundaries) for the Bank Area. This also determines the last address of the Common Area 0. All bits of BA are initialized to 0 during RESET.

(2) MMU Common Base Register (CBR)

CBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Common Area 1 accesses. All bits of CBR are initialized to 0 during RESET.

MMU Common Base Register (CBR : I/O Address = 38H)

bit	7	6	5	4	3	2	1	0
	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W

(3) MMU Bank Base Register (BBR)

BBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Bank Area accesses. All bits of BBR are initialized to 0 during RESET.

MMU Bank Base Register (BBR : I/O Address = 39H)

bit	7	6	5	4	3	2	1	0
	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0
		R/W	R/W	R/W	R/W	R/W	R/W	R/W

7.6 Physical Address Translation

Fig. 37 shows the way in which physical addresses are generated based on the contents of CBAR, CBR and BBR. MMU comparators classify an access by logical area as defined by CBAR. Depending on which of the three potential logical areas (Common Area 1, Bank Area or Common Area 0) is being accessed, the appropriate 7-bit base address is added to the upper 4 bits of the logical address, yielding a 19-bit physical address. CBR is associated with Common Area 1 accesses. Common Area 0 accesses use a (non-accessible, internal) base register which contains 0. Thus, Common Area 0, if defined, is always based at physical address 00000H.

Figure 37 Physical Address Generation

7.7 MMU and RESET

During RESET, all bits of the CA field of CBAR are set to 1 while all bits of the BA field of CBAR, CBR, and BBR are cleared to 0. The logical 64k bytes address space corresponds directly with the first 64k bytes (0000H to FFFFH) of the 512k bytes (00000H to 7FFFFH) physical address space. Thus, after RESET, the HD64180 will begin execution at logical and physical address 0.

7.8 MMU Register Access Timing

When data is written into CBAR, CBR, or BBR, the value will be effective from the cycle immediately following the I/O write cycle which updates these registers.

Care must be taken during MMU programming to insure that CPU program execution is not disrupted. Observe that the next cycle following MMU register programming will normally be an opcode fetch from the newly translated address. One simple technique is to localize all MMU programming routines in a Common Area that is always enabled.

8 DYNAMIC RAM REFRESH CONTROL

The HD64180 incorporates a dynamic RAM refresh control circuit including 8-bit refresh address generation and programmable refresh timing. This circuit generates asynchronous refresh cycles inserted at the programmable interval independent of CPU program execution. For systems which don't use dynamic RAM, the refresh function can be disabled.

When the internal refresh controller determines that a refresh cycle should occur, the current instruction is interrupted at the first breakpoint between machine cycles. The refresh cycle is inserted by placing the refresh address on A_0-A_7 and the $\overline{REF}$ output is driven LOW.

Refresh cycles may be programmed to be either two or three clock cycles in duration by programming the REFW (Refresh Wait) bit in Refresh Control Register (RCR). Note that the external $\overline{WAIT}$ input and the internal wait state generator are not effective during refresh.

Fig. 38 shows the timing of a refresh cycle with a refresh wait (T_{RW}) cycle.

NOTE: * If three refresh cycles are specified, T_{RW}, is inserted. Otherwise, T_{RW} is not inserted.
MC: Machine Cycle

Figure 38 Refresh Timing

8.1 Refresh Control Register (RCR)

RCR specifies the interval and length of refresh cycles, as well as enabling or disabling the refresh function.

Refresh Control Register (RCR: I/O Address = 36H)

bit	7	6	5	4	3	2	1	0
	REFE	REFW	–	–	–	–	CYC1	CYC0
	R/W	R/W					R/W	R/W

REFE: Refresh Enable (bit 7)

REFE = 0 disables the refresh controller while REFE = 1 enables refresh cycle insertion. REFE is set to 1 during RESET.

REFW: Refresh Wait (bit 6)

REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (T_{RW}). REFW is set to 1 during RESET.

CYC1, 0: Cycle Interval (bits 1-0)

CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles.

In the case of dynamic RAMs requiring 128 refresh cycles every 2 ms (or 256 cycles every 4 ms), the required refresh interval is less than or equal to 15.625 μs. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared to 0 during RESET.

3

Table 4 Refresh Interval

CYC1	CYC0	Insertion interval	Time interval				
			ϕ: 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	(1.0 μs)*	(1.25 μs)*	1.66 μs	2.5 μs	4.0 μs
0	1	20 states	(2.0 μs)*	(2.5 μs)*	3.3 μs	5.0 μs	8.0 μs
1	0	40 states	(4.0 μs)*	(5.0 μs)*	6.6 μs	10.0 μs	16.0 μs
1	1	80 states	(8.0 μs)*	(10.0 μs)*	13.3 μs	20.0 μs	32.0 μs

* calculated interval

8.2 Refresh control and reset
After RESET, based on the initialized value of RCR, refresh cycles will occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

8.3 Dynamic RAM refresh operation notes
(1) Refresh cycle insertion is stopped when the CPU is in the following states.
(a) During RESET
(b) When the bus is released in response to $\overline{\text{BUSREQ}}$
(c) During SLEEP mode
(d) During WAIT states
(2) Refresh cycles are suppressed when the bus is released in response to $\overline{\text{BUSREQ}}$. However, the refresh timer continues to operate. Thus, the time at which the first refresh cycle occurs after the HD64180 re-acquires the bus depends on the refresh timer, and has no timing relationship with the bus exchange.
(3) Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally 'latched' (until replaced with the next refresh request). The 'latched' refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle will occur depending on the refresh time, and has no timing relationship with the exit from SLEEP mode.
(4) Regarding (2) and (3), the refresh address is incremented by 1 for each successful refresh cycle, not for each refresh request. Thus, independent of the number of 'missed' refresh requests, each refresh bus cycle will use a refresh address incremented by 1 from that of the previous refresh bus cycles.

9 WAIT STATE GENERATOR
9.1 Wait State Timing
To ease interfacing with slow memory and I/O devices, the HD64180 uses wait states (Tw) to extend bus cycle timing. A wait state(s) is inserted based on the combined (logical OR) state of the external $\overline{\text{WAIT}}$ input and an internal programmable wait state (Tw) generator. Wait states (Tw) can be inserted in both CPU execution and DMA transfer cycles.

9.2 $\overline{\text{WAIT}}$ Input
When the external $\overline{\text{WAIT}}$ input is asserted LOW, wait state (Tw) are inserted between T_2 and T_3 to extend the bus cycle duration. The $\overline{\text{WAIT}}$ input is sampled at the falling edge of the system clock in T_2 or Tw. If the $\overline{\text{WAIT}}$ input is asserted LOW at the falling edge of the system clock in Tw, another Tw is inserted into the bus cycle. Note that $\overline{\text{WAIT}}$ input transitions must meet specified set-up and hold times. This can easily be accomplished by externally synchronizing $\overline{\text{WAIT}}$ input transitions with the rising edge of the system clock.
Dynamic RAM refresh is not performed during wait states (Tw) and thus systems designs which uses the automatic refresh function must consider the affects of the occurrence and duration of wait states (Tw).
Fig. 39 shows $\overline{\text{WAIT}}$ timing.

Figure 39 $\overline{\text{WAIT}}$ Timing

9.3 Programmable Wait State Insertion

In addition to the $\overline{\text{WAIT}}$ input, wait states (Tw) can also be programmably inserted using the HD64180 on-chip wait state generator. Wait state (Tw) timing applies for both CPU execution and on-chip DMAC cycles.

By programming the 4 significant bits of the DMA/WAIT Control Register (DCNTL), the number of wait states (Tw) automatically inserted in memory and I/O cycles can be separately specified. Bits 4-5 specify the number of wait states (Tw) inserted for I/O access and bits 6-7 specify the number of wait states (Tw) inserted for memory access.

DMA/WAIT Control Register
(DCNTL : I/O Address = 32H)

bit	7	6	5	4	
	MWI1	MWI0	IWI1	IWI0	
	R/W	R/W	R/W	R/W	

The number of wait states (Tw) inserted in a specific cycle is the maximum of the number requested by the $\overline{\text{WAIT}}$ input, and the number automatically generated by the on-chip wait state generator.

MWI1, MWI0: Memory Wait Insertion (bits 7-6)

For CPU and DMAC cycles which access memory (including memory mapped I/O), 0 to 3 wait states may be automatically inserted depending on the programmed value in MWI1 and MWI0.

MWI1	MWI0	The number of wait states
0	0	0
0	1	1
1	0	2
1	1	3

IWI1, IWI0: I/O Wait Insertion (bits 5-4)

For CPU and DMA cycles which access external I/O (and interrupt acknowledge cycles), 1 to 6 wait states (Tw) may be automatically inserted depending on the programmed value in IWI1 and IWI0.

		The number of wait states				
IWI1	IWI0	For external I/O registers accesses	For internal I/O registers accesses	For $\overline{\text{INT}}_0$ interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW	For $\overline{\text{INT}}_1$, $\overline{\text{INT}}_2$ and internal interrupts acknowledge cycles (Note (2))	For $\overline{\text{NMI}}$ interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW (Note (2))
0	0	1		2		
0	1	2	0 (Note (1))	4	2	0
1	0	3		5		
1	1	4		6		

NOTE: (1) For HD64180 internal I/O register access (I/O addresses 0000H-003FH), IWI1 and IWI0 do not determine wait state (Tw) timing. For ASCI, CSI/O and PRT Data Register accesses, 0 to 4 wait states (Tw) will be generated. Wait states inserted during access to these registers is a function of internal synchronization requirements and CPU state.
All other on-chip I/O register accesses (i.e. MMU, DMAC, ASCI Control Registers, etc.) have 0 wait states inserted and thus require only three clock cycles.
(2) For interrupt acknowledge cycles in which $\overline{\text{LIR}}$ is HIGH, such as interrupt vector table read and PC stacking cycle, memory access timing applies.

3

9.4 $\overline{\text{WAIT}}$ Input and RESET

During RESET, MWI1, MWI0, IWI1 and IWI0 are all set to 1, selecting the maximum number of wait states (Tw) (3 for memory accesses, 4 for external I/O accesses).

Also, note that the $\overline{\text{WAIT}}$ input is ignored during RESET. For example, if RESET is detected while the HD64180 is in a wait state (Tw), the wait stated cycle in progress will be aborted, and the RESET sequence initiated. Thus, RESET has higher priority than $\overline{\text{WAIT}}$.

10 DMA CONTROLLER (DMAC)

The HD64180 contains a two channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) have the following capabilities.

Memory Address Space

Memory source and destination addresses can be directly specified anywhere within the 512k bytes physical address space using 19-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64k bytes physical address boundaries without CPU intervention.

I/O Address Space

I/O source and destination addresses can be directly specified anywhere within the 64k bytes I/O address space (16-bit source and destination I/O addresses).

Transfer Length

Up to 64k bytes can be transferred based on a 16-bit byte count register.

$\overline{DREQ}$ Input

Level and edge sense $\overline{DREQ}$ input detection are selectable.

$\overline{TEND}$ Output

Used to indicate DMA completion to external devices.

Transfer Rate

Each byte transfer can occur every six clock cycles. Wait states can be inserted in DMA cycles for slow memory or I/O devices. At the system clock (ϕ) = 6 MHz, the DMA transfer rate is as high as 1.0 megabytes/second (no wait states).

Additional feature disk for DMA interrupt request by DMA END.

Each channel has the following additional specific capabilities.

Channel 0

· Memory $\longleftrightarrow$ memory, memory $\longleftrightarrow$ I/O, memory $\longleftrightarrow$ memory mapped I/O transfers
· Memory address increment, decrement, no-change
· Burst or cycle steal memory $\longleftrightarrow$ memory transfers
· DMA to and from both ASCI channels
· Higher priority than DMAC channel 1

Channel 1

· Memory $\longleftrightarrow$ I/O transfer
· Memory address increment, decrement

DMAC Registers

Each channel of the DMAC (channel 0, 1) has three registers specifically associated with that channel.

Channel 0
  SAR0 – Source Address Register
  DAR0 – Destination Address Register
  BCR0 – Byte Count Register

Channel 1
  MAR1 – Memory Address Register
  IAR1 – I/O Address Register
  BCR1 – Byte Count Register

The two channels share the following three additional registers in common.
  DSTAT – DMA Status Register
  DMODE – DMA Mode Register
  DCNTL – DMA Control Register

10.1 DMAC Block Diagram

Fig. 40 shows the HD64180 DMAC Block Diagram.

Figure 40 DMAC Block Diagram

10.2 DMAC Register Description

(1) DMA Source Address Register Channel 0 (SARO: I/O Address = 20H to 22H)

Specifies the physical source address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 source can be memory, I/O or memory mapped I/O.

(2) DMA Destination Address Register Channel 0 (DARO: I/O Address = 23H to 25H)

Specifies the physical destination address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 destination can be memory, I/O or memory mapped I/O.

(3) DMA Byte Count Register Channel 0 (BCRO: I/O Address = 26H to 27H)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one. If "n" bytes should be transferred, "n" must be stored before the DMA operation.

(4) DMA Memory Address Register Channel 1 (MAR1: I/O Address = 28H to 2AH)

Specifies the physical memory address for channel 1 transfers. This may be destination or source memory address.
This register contains 19 bits and may specify up to 512k bytes memory addresses.

(5) DMA I/O Address Register Channel 1 (IAR1: I/O Address = 2BH to 2CH)

Specifies the I/O address for channel 1 transfers. This may be destination or source I/O address. This register contains 16 bits and may specify up to 64k bytes I/O addresses.

(6) DMA Byte Count Register Channel 1 (BCR1: I/O Address = 2EH to 2FH)

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one.

(7) DMA Status Register (DSTAT)

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also allows determining the status of a DMA transfer i.e. completed or in progress.

DMA Status Register (DSTAT : I/O Address = 30H)

bit	7	6	5	4	3	2	1	0
	DE1	DE0	$\overline{\text{DWE1}}$	$\overline{\text{DWE0}}$	DIE1	DIE0	–	DME
	R/W	R/W	W	W	R/W	R/W		R

DE1: DMA Enable Channel 1 (bit 7)

When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE1, $\overline{\text{DWE1}}$ should be written with 0 during the same register write access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DME (DMA Main Enable) to 1. DE1 is cleared to 0 during RESET.

DE0: DMA Enable Channel 0 (bit 6)

When DE0 = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCR0 = 0), DE0 is cleared to 0 by the DMAC. When DE0 = 0 and the DMA interrupt is enabled

(DIE0 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE0, $\overline{\text{DWE0}}$ should be written with 0 during the same register write access. Writing DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 enables channel 0 DMA and automatically sets DME (DMA Main Enable) to 1. DE0 is cleared to 0 during RESET.

$\overline{\text{DWE1}}$: DE1 Bit Write Enable (bit 5)

When performing any software write to DE1, $\overline{\text{DWE1}}$ should be written with 0 during the same access. $\overline{\text{DWE1}}$ write value of 0 is not held and $\overline{\text{DWE1}}$ is always read as 1.

$\overline{\text{DWE0}}$: DE0 Bit Write Enable (bit 4)

When performing any software write to DE0, $\overline{\text{DWE0}}$ should be written with 0 during the same access. $\overline{\text{DWE0}}$ write value of 0 is not held and $\overline{\text{DWE0}}$ is always read as 1.

DIE1: DMA Interrupt Enable Channel 1 (bit 3)

When DIE1 is set to 1, the termination of channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIE1 = 0, the channel 1 DMA termination interrupt is disabled. DIE1 is cleared to 0 during RESET.

DIE0: DMA Interrupt Enable Channel 0 (bit 2)

When DIE0 is set to 1, the termination channel 0 of DMA transfer (indicated when DE0 = 0) causes a CPU interrupt request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is disabled. DIE0 is cleared to 0 during RESET.

DME: DMA Main Enable (bit 0)

A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit are set to 1.

When $\overline{\text{NMI}}$ occurs, DME is reset to 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, DE0 and/or DE1 should be written with 1 (even if the contents are already 1). This automatically sets DME to 1, allowing DMA operations to continue. Note that DME cannot be directly written. It is cleared to 0 by $\overline{\text{NMI}}$ or indirectly set to 1 by setting DE0 and/or DE1 to 1. DME is cleared to 0 during RESET.

(8) DMA Mode Register (DMODE)

DMODE is used to set the addressing and transfer mode for channel 0.

DMA Mode Register (DMODE : I/O Address = 31H)

bit	7	6	5	4	3	2	1	0
	–	–	DM1	DM0	SM1	SM0	MMOD	–
			R/W	R/W	R/W	R/W	R/W	

DM1, DM0: Destination Mode Channel 0 (bits 5, 4)

Specifies whether the destination for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. DM1 and DM0 are cleared to 0 during RESET.

Table 5 Destination

DM1	DM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	−1
1	0	Memory	fixed
1	1	I/O	fixed

3

SM1, SM0: Source Mode Channel 0 (bits 3, 2)

Specifies whether the source for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. SM1 and SM0 are cleared to 0 during RESET.

Table 7 shows all DMA transfer mode combinations of DM0, DM1, SM0, SM1. Since I/O ⟷ I/O transfers are not implemented, twelve combinations are available.

Table 6 Source

SM1	SM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+ 1
0	1	Memory	− 1
1	0	Memory	fixed
1	1	I/O	fixed

Table 7 Combination of Transfer Mode

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement
0	0	0	0	Memory→Memory	SAR0 + 1, DAR0 + 1
0	0	0	1	Memory→Memory	SAR0 − 1, DAR0 + 1
0	0	1	0	Memory*→Memory	SAR0 fixed, DAR0 + 1
0	0	1	1	I/O→Memory	SAR0 fixed, DAR0 + 1
0	1	0	0	Memory→Memory	SAR0 + 1, DAR0 − 1
0	1	0	1	Memory→Memory	SAR0 − 1, DAR0 − 1
0	1	1	0	Memory*→Memory	SAR0 fixed, DAR0 − 1
0	1	1	1	I/O→Memory	SAR0 fixed, DAR0 − 1
1	0	0	0	Memory→Memory*	SAR0 + 1, DAR0 fixed
1	0	0	1	Memory→Memory*	SAR0 − 1, DAR0 fixed
1	0	1	0	reserved	
1	0	1	1	reserved	
1	1	0	0	Memory→I/O	SAR0 + 1, DAR0 fixed
1	1	0	1	Memory→I/O	SAR0 − 1, DAR0 fixed
1	1	1	0	reserved	
1	1	1	1	reserved	

* : includes memory mapped I/O

MMOD: Memory Mode Channel 0 (bit 1)

When channel 0 is configured for memory ⟷ memory transfers, the external $\overline{DREQ_0}$ input is not used to control the transfer timing. Instead, two automatic transfer timing modes are selectable − burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory ⟷ memory transfers, the DMAC will sieze control of the bus continuously until the DMA transfer completes (as shown by the byte count register = 0). In cycle steal mode, the CPU is given a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the $\overline{DREQ_0}$ input times the transfer and thus MMOD is ignored. MMOD is cleared to 0 during RESET.

DMA/WAIT Control Register (DCNTL)

DCNTL controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the DMA request mode for each $\overline{DREQ}$ ($\overline{DREQ_0}$ and $\overline{DREQ_1}$) input is defined as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory ⟷ I/O transfers.

DMA/WAIT Control Register (DCNTL : I/O Address = 32H)

bit	7	6	5	4	3	2	1	0
	MWI1	MWI0	IWI1	IWI0	DMS1	DMS0	DIM1	DIM0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MWI1, MWI0: Memory Wait Insertion (bits 7-6)

Specifies the number of wait states introduced into CPU or DMAC memory access cycles. MWI1 and MWI0 are set to 1 during RESET. See section of Wait State Control for details.

IWI1, IWI0: I/O Wait Insertion (bits 5-4)

Specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IWI1 and IWI0 are set to 1 during RESET. See section of Wait State Control for details.

DMS1, DMS0: DMA Request Sense (bits 3-2)

DMS1 and DMS0 specify the DMA request sense for channel 0 ($\overline{DREQ_0}$) and channel 1 ($\overline{DREQ_1}$) respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)

Specifies the source/destination and address modifier for channel 1 memory ⟷ I/O transfer modes. IM1 and IM0 are cleared to 0 during RESET.

Table 8 Channel 1 Transfer Mode

DIM1	DIM0	Transfer Mode	Address Increment/Decrement
0	0	Memory→I/O	MAR1 + 1, IAR1 fixed
0	1	Memory→I/O	MAR1 − 1, IAR1 fixed
1	0	I/O→Memory	IAR1 fixed, MAR1 + 1
1	1	I/O→Memory	IAR1 fixed, MAR1 − 1

10.3 DMA Operation

This section discusses the three DMA operation modes for channel 0, memory ⟷ memory, memory ⟷ I/O and memory ⟷ memory mapped I/O. In addition, the operation of channel 0 DMA with the on-chip ASCI (Asynchronous Serial Communication Interface) as well as Channel 1 DMA are described.

(1) Memory ◄—► Memory – Channel 0

For memory ◄—► memory transfers, the external $\overline{DREQ_0}$ input is not used for DMA transfer timing. Rather, the DMA operation is timed in one of two programmable modes – burst or cycle steal. In both modes, the DMA operation will automatically proceed until termination as shown by byte count (BCR0) = 0.

In burst mode, the DMA operation will proceed until termination. In this case, the CPU cannot perform any program execution until the DMA operation is completed.

In cycle steal mode, the DMA and CPU operation are alternated after each DMA byte transfer until the DMA is completed. The sequence ...

$\Big($ 1 CPU Machine Cycle
DMA Byte Transfer $\Big)$

... is repeated until DMA is completed. Fig. 41 shows cycle steal mode DMA timing.

Figure 41 Cycle Steal Mode DMA Timing

To initiate memory ◄—► memory DMA transfer for channel 0, perform the following operations.
① Load the memory source and destination addresses into SAR0 and DAR0.
② Specify memory ◄—► memory mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
③ Load the number of bytes to transfer in BCR0.
④ Specify burst or cycle steal mode in the MMOD bit of DCNTL.
⑤ Program DE0 = 1 (with $\overline{DWE0}$ = 0 in the same access) in DSTAT and the DMA operation will start 1 machine cycle later. If interrupt occurs at the same time, the DIE0 bit should be set to 1.

(2) Memory ◄—► I/O (Memory Mapped I/O) – Channel 0

For memory ◄—► I/O (and memory ◄—► memory mapped I/O) the $\overline{DREQ_0}$ input is used to time the DMA transfers. In addition, the $\overline{TEND_0}$ (Transfer End) output is used to indicate the last (byte count register BCR0 = 00H) transfer.

The $\overline{DREQ_0}$ input can be programmed as level or edge sensitive. When level sense is programmed, the DMA operation begins when $\overline{DREQ_0}$ is sampled LOW. If $\overline{DREQ_0}$ is sampled HIGH, after the next DMA byte transfer, control is relinquished to the HD64180 CPU. As shown in Fig. 42, $\overline{DREQ_0}$ is sampled at the rising edge of the clock cycle prior to T_3 i.e. either T_2 or Tw.

3

Figure 42 CPU Operation and DMA Operation
($\overline{DREQ_0}$ is programmed for level sense)

When edge sense is programmed, DMA operation begins at the falling edge of $\overline{DREQ}_0$. If another falling edge is detected before the rising edge of the clock prior to T_3 during DMA write cycle (i.e. T_2 or Tw), the DMAC continues operating. If an edge is not detected, the CPU is given control after the current byte DMA transfer completes. The CPU will continue operating until a $\overline{DREQ}_0$ falling edge is detected before the rising edge of the clock prior to T_3 at which time the DMA operation will (re)start. Fig. 43 shows the edge sense DMA timing.

Figure 43 CPU Operation and DMA Operation
($\overline{DREQ}_0$ is programmed for edge sense)

During the transfers for channel 0, the $\overline{TEND}_0$ output will go LOW synchronous with the write cycle of the last (BCR0 = 00H) DMA transfer as shown in Fig. 44.

Figure 44 $\overline{TEND}_0$ Output Timing

The $\overline{DREQ}_0$ and $\overline{TEND}_0$ pins are programmably multiplexed with the CKA0 and CKA1 ASCI clock input/outputs. However, when DMA channel 0 is programmed for memory ⟷ I/O (and memory ⟷ memory mapped I/O) transfers, the CKA0/$\overline{DREQ}_0$ pin automatically functions as input pin even if it has been programmed as output pin for CKA0. And the CKA1/$\overline{TEND}_0$ pin functions as output pin for $\overline{TEND}_0$ by setting CKA1D to 1 in CNTLA1.

To initiate memory ⟷ I/O (and memory ⟷ memory mapped I/O) DMA transfer for channel 0, perform the following operations.

① Load the memory and I/O or memory mapped I/O source and destination addresses into SAR0 and DAR0. Note that I/O addresses (not memory mapped I/O) are limited to 16 bits (A_0-A_{15}). Make sure that bits A_{16} and A_{17} are 0 (A_{18} is a don't care) to correctly enable the external $\overline{DREQ}_0$ input.

② Specify memory ⟷ I/O or memory ⟷ memory mapped I/O mode and address increment/decrement in the SM0, SM1, DM0, and DM1 bits of DMODE.

③ Load the number of bytes to transfer in BCR0.

④ Specify whether $\overline{DREQ}_0$ is edge or level sense by programming the DMS0 bit of DCNTL.

⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.

⑥ Program DE0 = 1 (with $\overline{DWE0}$ = 0 in the same access) in DSTAT and the DMA operation will begin under the control of the $\overline{DREQ}_0$ input.

(3) Memory ⟷ ASCI – Channel 0

Channel 0 has extra capability to support DMA transfer to and from the on-chip two channel ASCI. In this case the external $\overline{DREQ}_0$ input is not used for DMA timing. Rather, the ASCI status bits are used to generate an internal $\overline{DREQ}_0$. The TDRE (Transmit Data Register Empty) bit and the RDRF (Receive Data Register Full) bit are used to generate an internal $\overline{DREQ}_0$ for ASCI transmission and reception respectively.

To initiate memory ⟷ ASCI DMA transfer, perform the following operations.

① Load the source and destination addresses into SAR0 and DAR0. Specify the I/O (ASCI) address as follows.

Bits A_0-A_7 should be contain the address of the ASCI channel transmitter or receiver (I/O addresses 06H-09H).

Bits A_8-A_{15} should equal 0.

Bits A_{17}-A_{16} should be set according to the following table to enable use of the appropriate ASCI status bit as an internal DMA request.

Table 9 DMA Request

SAR18	SAR17	SAR16	DMA Transfer Request
X	0	0	$\overline{DREQ}_0$
X	0	1	RDRF (ASCI channel 0)
X	1	0	RDRF (ASCI channel 1)
X	1	1	reserved

X: Don't care

DAR18	DAR17	DAR16	DMA Transfer Request
X	0	0	$\overline{DREQ}_0$
X	0	1	TDRE (ASCI channel 0)
X	1	0	TDRE (ASCI channel 1)
X	1	1	reserved

X: Don't care

② Specify memory $\longleftrightarrow$ I/O transfer mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.

③ Load the number of bytes to transfer in BCR0.

④ The DMA request sense mode (DMS0 bit in DCNTL) MUST be specified as 'edge sense'.

⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.

⑥ Program DE0 = 1 (with $\overline{DWE0}$ = 0 in the same access) in DSTAT and the DMA operation with the ASCI will begin under control of the ASCI generated internal DMA request.

The ASCI receiver or transmitter being used for DMA must be initialized to allow the first DMA transfer to begin.

The ASCI receiver must be 'empty' as shown by RDRF = 0.

The ASCI transmitter must be 'full' as shown by TDRE = 0.

Thus, the first byte should be written to the ASCI Transmit Data Register under program control. The remaining bytes will be transferred using DMA.

(4) Channel 1 DMA

DMAC Channel 1 can perform memory $\longleftrightarrow$ I/O transfers. Except for different registers and status/control bits, operation is exactly the same as described for channel 0 memory $\longleftrightarrow$ I/O DMA.

To initiate DMA channel 1 memory $\longleftrightarrow$ I/O transfer perform the following operations.

① Load the memory address (19 bits) into MAR1.

② Load the I/O address (16 bits) into IAR1.

③ Program the source/destination and address increment/decrement mode using the DIM1 and DIM0 bits in DCNTL.

④ Specify whether $\overline{DREQ}_1$ is level or edge sense in the DMS1 bit

in DCNTL.

⑤ Enable or disable DMA termination interrupt with the DIE1 bit in DSTAT.

⑥ Program DE1 = 1 (with $\overline{DWE1}$ = 0 in the same access) in DSTAT and the DMA operation with the external I/O device will begin using the external $\overline{DREQ}_1$ input and $\overline{TEND}_1$ output.

10.4 DMA Bus Timing

When memory (and memory mapped I/O) is specified as a source or destination, $\overline{ME}$ goes LOW during the memory access. When I/O is specified as a source or destination, $\overline{IOE}$ goes LOW during the I/O access.

When I/O (and memory mapped I/O) is specified as a source or destination, the DMA timing is controlled by the external $\overline{DREQ}$ input and the $\overline{TEND}$ output indicates DMA termination. Note that external I/O devices may not overlap addresses with internal I/O and control registers, even using DMA.

For I/O accesses, 1 wait state is automatically inserted. Additional wait states can be inserted by programming the on-chip wait state generator or using the external $\overline{WAIT}$ input. Note that for memory mapped I/O accesses, this automatic I/O wait state is not inserted.

For memory to memory transfers (channel 0 only), the external $\overline{DREQ}_0$ input is ignored. Automatic DMA timing is programmed as either burst or cycle steal.

When a DMA memory address carry/borrow between bits A_{15} and A_{16} of the address bus occurs (when crossing 64k bytes boundaries), the minimum bus cycle is extended to four clocks by automatic insertion of one internal Ti state.

10.5 DMAC Channel Priority

For simultaneous $\overline{DREQ}_0$ and $\overline{DREQ}_1$ requests, channel 0 has priority over channel 1. When channel 0 is performing a memory $\longleftrightarrow$ memory transfer, channel 1 cannot operate until the channel 0 operation has terminated. If channel 1 is operating, channel 0 cannot operate until channel 1 releases control of the bus.

10.6 DMAC and $\overline{BUSREQ}$, $\overline{BUSACK}$

The $\overline{BUSREQ}$ and $\overline{BUSACK}$ inputs allow another bus master to take control of the HD64180 bus. $\overline{BUSREQ}$ and $\overline{BUSACK}$ have priority over the on-chip DMAC and will suspend DMAC operation. The DMAC releases the bus to the external bus master at the breakpoint of the DMAC memory or I/O access. Since a single byte DMAC transfer requires a read and a write cycle, it is possible for the DMAC to be suspended after the DMAC read, but before the DMAC write. Even in this case, when the external master releases the HD64180 bus ($\overline{BUSREQ}$ HIGH), the on-chip DMAC will correctly continue the suspended DMA operation.

10.7 DMAC Internal Interrupts

Fig. 45 illustrates the internal DMA interrupt request generation circuit.

Figure 45 DMAC Interrupt Request Circuit Diagram

DE0 and DE1 are automatically cleared to 0 by the HD64180 at the completion (byte count = 0) of a DMA operation for channel 0 and channel 1 respectively. They remain 0 until a 1 is written. Since DE0 and DE1 use level sense, an interrupt will occur if the CPU IEF$_1$ flag is set to 1. Therefore, the DMA termination interrupt service routine should disable further DMA interrupts (by programming the channel DIE bit = 0) before enabling CPU interrupts (i.e. IEF$_1$ is set to 1). After reloading the DMAC address and count registers, the DIE bit can be set to 1 to reenable the channel interrupt, and at the same time DMA can resume by programming the channel DE bit = 1.

10.8 DMAC and NMI

NMI, unlike all other interrupts, automatically disables DMAC operation by clearing the DME bit of DSTAT. Thus, the NMI interrupt service routine may respond to time critical events without delay due to DMAC bus usage. Also, NMI can be effectively used as an external DMA abort input, recognizing that both channels are suspended by the clearing of DME.

If the falling edge of NMI occurs before the falling clock of the state prior to T$_3$ (T$_2$ or Tw) of the DMA write cycle, the DMAC will be suspended and the CPU will start the NMI response at the end of the current cycle.

By setting a channels DE bit to 1, that channels operation can be restarted, and DMA will correctly resume from the point at which it was suspended by NMI. See Fig. 46 for details.

Figure 46 NMI and DMA Operation

10.9 DMAC and RESET

During RESET the bits in DSTAT, DMODE, and DCNTL are initialized as stated in their individual register descriptions. Any DMA operation in progress is stopped allowing the CPU to use the bus to perform the RESET sequence. However, the address register (SAR0, DAR0, MAR1, IAR1) and byte count register (BCR0, BCR1) contents are not changed during RESET.

11 ASYNCHRONOUS SERIAL COMMUNICATION INTERFACE (ASCI)

The HD64180 on-chip ASCI has two independent full duplex channels. Based on full programmability of the following functions, the ASCI can directly communicate with a wide variety of standard UARTs (Universal Asynchronous Receiver/Transmitter) including the HD6350 CMOS ACIA and the Serial Communication Interface (SCI) contained on the HD6301 series CMOS single chip controllers.

The key functions for ASCI are shown below. Each channel is independently programmable.
· Full duplex communication
· 7- or 8-bit data length
· Program controlled 9th data bit for multiprocessor communica-
tion
· 1 or 2 stop bits
· Odd, even, no parity
· Parity, overrun, framing error detection
· Programmable baud rate generator, /16 and /64 modes
  Speed to 38.4k bits per second (CPU $f_C = \underline{6.144\,MHz}$)
· Modem control signals — Channel 0 has $\overline{DCD_0}$, $\overline{CTS_0}$ and $\overline{RTS_0}$
  Channel 1 has $\overline{CTS_1}$
· Programmable interrupt condition enable and disable
· Operation with on-chip DMAC

11.1 ASCI Block Diagram

Fig. 47 shows the ASCI Block Diagram.

Figure 47 ASCI Block Diagram

11.2 ASCI Register Description

(1) ASCI Transmit Shift Register 0, 1 (TSR0, 1)

When the ASCI Transmit Shift Register receives data from the ASCI Transmit Data Register (TDR), the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for transmission, TSR idles by outputting a continuous HIGH level. This register is not program accessible.

(2) ASCI Transmit Data Register 0, 1 (TDR0, 1: I/O Address = 06H, 07H)

Data written to the ASCI Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written to while TSR is shifting out the previous byte of data. Thus, the ASCI transmitter is double buffered.

Data can be written into and read from the ASCI Transmit Data Register.

If data is read from the ASCI Transmit Data Register, the ASCI
data transmit operation won't be affected by this read operation.

(3) ASCI Receive Shift Register 0, 1 (RSR0, 1)

This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

(4) ASCI Receive Data Register 0, 1 (RDR0, 1: I/O Address = 08H, 09H)

When a complete incoming data byte is assembled in RSR, it is automatically transferred to the RDR if RDR is empty. The next incoming data byte can be shifted into RSR while RDR contains the previous received data byte. Thus, the ASCI receiver is double buffered.

The ASCI Receive Data Register is read-only-register.

However, if RDRF = 0, data can be written into the ASCI Receive Data Register, and the data can be read.

(5) ASCI Status Register 0, 1 (STAT0, 1)

Each channel status register allows interrogation of ASCI communication, error and modem control signal status as well as enabling and disabling of ASCI interrupts.

ASCI Status Register 0 (STAT0 : I/O Address = 04H)

bit	7	6	5	4	3	2	1	0
	RDRF	OVRN	PE	FE	RIE	$\overline{DCD_0}$	TDRE	TIE
	R	R	R	R	R/W	R	R	R/W

ASCI Status Register 1 (STAT1 : I/O Address = 05H)

bit	7	6	5	4	3	2	1	0
	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE
	R	R	R	R	R/W	R/W	R	R/W

RDRF: Receive Data Register Full (bit 7)

RDRF is set to 1 when an incoming data byte is loaded into RDR. Note that if a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into RDR. RDRF is cleared to 0 by reading RDR, when the $\overline{DCD_0}$ input is HIGH, in IOSTOP mode and during RESET.

OVRN: Overrun Error (bit 6)

OVRN is set to 1 when RDR is full and RSR becomes full. OVRN is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

PE: Parity Error (bit 5)

PE is set to 1 when a parity error is detected on an incoming data byte and ASCI parity detection is enabled (the MOD1 bit of CNTLA is written to 1). PE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

FE: Framing Error (bit 4)

If a receive data byte frame is delimited by an invalid stop bit (i.e. 0, should be 1), FE is set to 1. FE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when $\overline{DCD_0}$ is HIGH, in IOSTOP mode and during RESET.

RIE: Receive Interrupt Enable (bit 3)

RIE should be set to 1 to enable ASCI receive interrupt requests. When RIE to 1, if any of the flags RDRF, OVRN, PE, FE become set to 1 an interrupt request is generated. For channel 0, an interrupt will also be generated by the transition of the external $\overline{DCD_0}$ input from LOW to HIGH. RIE is cleared to 0 during RESET.

$\overline{DCD_0}$: Data Carrier Detect (bit 2 STAT0)

Channel 0 has an external $\overline{DCD_0}$ input pin. The $\overline{DCD_0}$ bit is set to 1 when the $\overline{DCD_0}$ input is HIGH. It is cleared to 0 on the first read of STAT0 following the HIGH to LOW transition of $\overline{DCD_0}$ input and during RESET. When $\overline{DCD_0}$ = 1, receiver unit is reset and receiver operation is inhibited.

CTS1E: Channel 1 $\overline{CTS}$ Enable (bit 2 STAT1)

Channel 1 has an external $\overline{CTS}_1$ input which is multiplexed with the receive data pin (RXS) for the CSI/O (Clocked Serial I/O Port). Setting CTS1E to 1 selects the $\overline{CTS}_1$ function and clearing CTS1E to 0 selects the RXS function.

TDRE: Transmit Data Register Empty (bit 1)

TDRE = 1 indicates that the TDR is empty and the next transmit data byte can be written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCI transfers the byte from the TDR to the TSR, at which time TDRE is again set to 1. TDRE

is set to 1 in IOSTOP mode and during RESET. When the external $\overline{CTS}$ input is HIGH, TDRE is reset to 0.

TIE: Transmit Interrupt Enable (bit 0)

TIE should be set to 1 to enable ASCI transmit interrupt requests. If TIE = 1, an interrupt will be requested when TDRE = 1. TIE is cleared to 0 during RESET.

· ASCI Control Register A0, 1 (CNTLA0, 1)

Each ASCI channel Control Register A configures the major operating modes such as receiver/transmitter enable and disable, data format, and multiprocessor communication mode.

ASCI Control Register A 0 (CNTLA0 : I/O Address = 00H)

bit	7	6	5	4	3	2	1	0
	MPE	RE	TE	$\overline{RTS}_0$	MPBR/ EFR	MOD2	MOD1	MOD0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ASCI Control Register A 1 (CNTLA1 : I/O Address = 01H)

bit	7	6	5	4	3	2	1	0
	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPE: Multi Processor Mode Enable (bit 7)

The ASCI has a multiprocessor communication mode which utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the 'wake-up' feature as follows. If MPE is set to 1, only received bytes in which the MPB (multiprocessor bit) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are 'ignored' by the ASCI. If MPE is reset to 0, all bytes, regardless of the state of the MPB data bit, affect the RDRF and error flags. MPE is cleared to 0 during RESET.

RE: Receiver Enable (bit 6)

When RE is set to 1, the ASCI receiver is enabled. When RE is cleared to 0, the receiver is disabled and any receive operation in progress is interrupted. However, the RDRF and error flags are not reset and the previous contents of RDRF and error flags are held. RE is cleared to 0 in IOSTOP mode and during RESET.

TE: Transmitter Enable (bit 5)

When TE is set to 1, the ASCI transmitter is enabled. When TE is cleared to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode and during RESET.

$\overline{RTS}_0$ — Request to Send Channel 0 (bit 4 in CNTLA0)

When $\overline{RTS}_0$ is cleared to 0, the $\overline{RTS}_0$ output pin will go LOW. When $\overline{RTS}_0$ is set to 1, the $\overline{RTS}_0$ output immediately goes HIGH. $\overline{RTS}_0$ is set to 1 during RESET.

CKA1D: CKA1 Clock Disable (bit 4 in CNTLA1)

When CKA1D is set to 1, the multiplexed CKA1/$\overline{TEND}_0$ pin is used for the $\overline{TEND}_0$ function. When CKA1D = 0, the pin is used as CKA1, an external data clock input/output for channel 1. CKA1D is cleared to 0 during RESET.

MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (bit 3)

When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the last re-

ceive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE and PE) to 0. MPBR/EFR is undefined during RESET.

MOD2, 1, 0: ASCI Data Format Mode 2, 1, 0 (bits 2-0)

These bits program the ASCI data format as follows.

MOD2
= 0 → 7 bit data
= 1 → 8 bit data

MOD1
= 0 → No parity
= 1 → Parity enabled

MOD0
= 0 → 1 stop bit
= 1 → 2 stop bits

The data formats available based on all combinations of MOD2, MOD1 and MOD0 are shown in Table 10.

Table 10 Combination of Data Format

MOD2	MOD1	MOD0	Data Format
0	0	0	Start + 7 bit data + 1 stop
0	0	1	Start + 7 bit data + 2 stop
0	1	0	Start + 7 bit data + parity + 1 stop
0	1	1	Start + 7 bit data + parity + 2 stop
1	0	0	Start + 8 bit data + 1 stop
1	0	1	Start + 8 bit data + 2 stop
1	1	0	Start + 8 bit data + parity + 1 stop
1	1	1	Start + 8 bit data + parity + 2 stop

(6) ASCI Control Register B0, 1 (CNTLB0, 1)

Each ASCI channel control register B configures multiprocessor mode, parity and baud rate selection.

ASCI Control Register B 0 (CNTLB0 : I/O Address = 02H)
ASCI Control Register B 1 (CNTLB1 : I/O Address = 03H)

bit	7	6	5	4	3	2	1	0
	MPBT	MP	CTS/PS	PEO	DR	SS2	SS1	SS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MPBT: Multiprocessor Bit Transmit (bit 7)

When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. MPBT state is undefined during and after RESET.

MP: Multiprocessor Mode (bit 6)

When MP is set to 1, the data format is configured for multiprocessor mode based on the MOD2 (number of data bits) and MOD0 (number of stop bits) bits in CNTLA. The format is as follows.

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Note that multiprocessor (MP = 1) format has no provision for parity. If MP = 0, the data format is based on MOD0, MOD1 and MOD2 and may include parity. The MP bit is cleared to 0 during RESET.

CTS/PS: Clear to Send/Prescale (bit 5)

When read, $\overline{CTS}$/PS reflects the state of the external $\overline{CTS}$ input. If the $\overline{CTS}$ input pin is HIGH, $\overline{CTS}$/PS will be read as 1. Note that when the $\overline{CTS}$ input pin is HIGH, the TDRE bit is inhibited (i.e. held at 0). For channel 1, the $\overline{CTS}_1$ input is multiplexed with RXS pin (Clocked Serial Receive Data). Thus, $\overline{CTS}$/PS is only valid when read if the channel 1 CTS1E bit = 1 and the $\overline{CTS}_1$ input pin function is selected. The read data of $\overline{CTS}$/PS is not affected by RESET.

When written, $\overline{CTS}$/PS specifies the baud rate generator prescale factor. If $\overline{CTS}$/PS is set to 1, the system clock (ϕ) is prescaled by 30 while if $\overline{CTS}$/PS is cleared to 0, the system clock is prescaled by 10. $\overline{CTS}$/PS is cleared to 0 during RESET.

PEO: Parity Even Odd (bit 4)

PEO selects even or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

DR: Divide Ratio (bit 3)

DR specifies the divider used to obtain baud rate from the data sampling clock. If DR is cleared to 0, divide by 16 is used while if DR is set to 1, divide by 64 is used. DR is cleared to 0 during RESET.

SS2, 1, 0: Source/Speed Select 2, 1, 0 (bits 2-0)

Specify the data clock source (internal or external) and baud rate prescale factor. SS2, SS1, and SS0 are all set to 1 during RESET. Table 11 shows the divide ratio corresponding to SS2, SS1, and SS0.

Table 11 Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	÷ 1
0	0	1	÷ 2
0	1	0	÷ 4
0	1	1	÷ 8
1	0	0	÷ 16
1	0	1	÷ 32
1	1	0	÷ 64
1	1	1	external clock

The external ASCI channel 0 data clock pins are multiplexed with DMA control lines (CKA$_0$/$\overline{DREQ}_0$ and CKA$_1$/$\overline{TEND}_0$). During RESET, these pins are initialized as ASCI data clock inputs. If SS2, SS1, and SS0 are reprogrammed (any other value than SS2, SS1, SS0 = 1) these pins become ASCI data clock outputs. However, if DMAC channel 0 is configured to perform memory ←→ I/O (and memory mapped I/O) transfers the CKA$_0$/$\overline{DREQ}_0$ pin revert to DMA control signals regardless of SS2, SS1, and SS0 programming. Also, if the CKA1D bit in the CNTLA register is set to 1, then the CKA$_1$/$\overline{TEND}_0$ reverts to the DMA Control output function regardless of SS2, SS1, and SS0 programming.

Final data clock rates are based on $\overline{CTS}$/PS (prescale), DR, SS2, SS1, SS0, and the HD64180 system clock (ϕ) frequency as shown in Table 12.

3

Table 12 Baud Rate List

Prescaler		Sampling Rate		Baud Rate				General Divide Ratio	Baud Rate (Example) (BPS)			CKA	
PS	Divide Ratio	DR	Rate	SS2	SS1	SS0	Divide Ratio		φ=6.144 MHz	φ=4.608 MHz	φ=3.072 MHz	I/O	Clock Frequency
0	φ÷10	0	16	0	0	0	÷1	φ÷160	38400		19200		φ÷10
				0	0	1	2	320	19200		9600		20
				0	1	0	4	640	9600		4800		40
				0	1	1	8	1280	4800		2400	O	80
				1	0	0	16	2560	2400		1200		160
				1	0	1	32	5120	1200		600		320
				1	1	0	64	10240	600		300		640
				1	1	1	—	fc÷16	—	—	—	I	fc
		1	64	0	0	0	÷1	φ÷640	9600		4800		φ÷10
				0	0	1	2	1280	4800		2400		20
				0	1	0	4	2560	2400		1200		40
				0	1	1	8	5120	1200		600	O	80
				1	0	0	16	10240	600		300		160
				1	0	1	32	20480	300		150		320
				1	1	0	64	40960	150		75		640
				1	1	1	—	fc÷64	—	—	—	I	fc
1	φ÷30	0	16	0	0	0	÷1	φ÷480		9600			φ÷30
				0	0	1	2	960		4800			60
				0	1	0	4	1920		2400			120
				0	1	1	8	3840		1200		O	240
				1	0	0	16	7680		600			480
				1	0	1	32	15360		300			960
				1	1	0	64	30720		150			1920
				1	1	1	—	fc÷16	—	—	—	I	fc
		1	64	0	0	0	÷1	φ÷1920		2400			φ÷30
				0	0	1	2	3840		1200			60
				0	1	0	4	7680		600			120
				0	1	1	8	15360		300		O	240
				1	0	0	16	30720		150			480
				1	0	1	32	61440		75			960
				1	1	0	64	122880		37.5			1920
				1	1	1	—	fc÷64	—	—	—	I	fc

11.3 MODEM Control Signals

ASCI channel 0 has $\overline{CTS_0}$, $\overline{DCD_0}$, and $\overline{RTS_0}$ external modem control signals. ASCI channel 1 has a $\overline{CTS_1}$ modem control signal which is multiplexed with RXS pin (Clocked Serial Receive Data).

(1) $\overline{CTS_0}$: Clear to Send 0 (input)

The $\overline{CTS_0}$ input allows external control (start/stop) of ASCI channel 0 transmit operations. When $\overline{CTS_0}$ is HIGH, channel 0 TDRE bit is held at 0 regardless of whether the TDR0 (Transmit Data Register) is full or empty. When $\overline{CTS_0}$ is LOW, TDRE will reflect the state of TDR0. Note that the actual transmit operation is not disabled by $\overline{CTS_0}$ HIGH, only TDRE is inhibited.

(2) $\overline{DCD_0}$: Data Carrier Detect 0 (input)

The $\overline{DCD_0}$ input allows external control (start/stop) of ASCI channel 0 receive operations. When $\overline{DCD_0}$ is HIGH, channel 0 RDRF bit is held at 0 regardless of whether the RDR0 (Receive Data Register) is full or empty. The error flags (PE, FE and OVRN bits) are also held at 0. Even after the $\overline{DCD_0}$ input goes LOW, these bits will not resume normal operation until the status register (STAT0) is read. Note that this first read of STAT0, while enabling normal operation, will still indicate the $\overline{DCD_0}$ input is HIGH (DCD0 bit = 1) even though it has gone LOW. Thus, the STAT0 register should be read twice to insure the $\overline{DCD0}$ bit is cleared to 0.

(3) $\overline{RTS_0}$: Request to Send 0 (output)

$\overline{RTS_0}$ allows the ASCI to control (start/stop) another communication devices transmission (for example, by connection to that devices $\overline{CTS}$ input). $\overline{RTS_0}$ is essentially a 1 bit output port, having no side effects on other ASCI registers or flags.

(4) $\overline{CTS_1}$: Clear to Send 1 (input)

Channel 1 CTS_1 input is multiplexed with the RXS pin (Clocked Serial Receive Data). The $\overline{CTS_1}$ function is selected when the CTS1E bit in STAT1 is set to 1. When enabled, the $\overline{CTS_1}$ operation is equivalent to $\overline{CTS_0}$.

Modem control signal timing is shown in Fig. 48 (a) and Fig. 48 (b).

Figure 48 (a) $\overline{DCD}_0$ Timing

Figure 48 (b) $\overline{RTS}_0$ Timing

11.4 ASCI Interrupts
Fig. 49 shows the ASCI interrupt request generation circuit.

Figure 49 ASCI Interrupt Request Circuit Diagram

HD64180R/Z

11.5 ASCI ⟷ DMAC operation
Operation of the ASCI with the on-chip DMAC channel 0 requires the DMAC be correctly configured to utilize the ASCI flags as DMA request signals.

11.6 ASCI and RESET
During RESET, the ASCI status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TDR and RDR) are not changed by RESET.

11.7 ASCI Clock
In external clock input mode, the external clock is directly input to the sampling rate ($\div 16/\div 64$) as shown in Fig. 50.

Internal Clock | Baud Rate Selection | Prescaler | Sampling Rate

ϕ — $\div 1$ to $\div 64$ → $\div 10/\div 30$ → $\div 16/\div 64$

External Clock
fc $\leq \phi \div 40$

Figure 50 ASCI Clock Block Diagram

12 CLOCKED SERIAL I/O PORT (CSI/O)
The HD64180 includes a simple, high speed clock synchronous serial I/O port. The CSI/O includes transmit/receive (half duplex), fixed 8-bit data and internal or external data clock selection. High speed operation (baud rate as high as 200k bits/second at $f_C = 4$ MHz) is provided. The CSI/O is ideal for implementing a multiprocessor communication link between the HD64180 and the HMCS400 series (4-bit) and the HD6301 series (8-bit) single chip controllers as well as additional HD64180s. These secondary devices may typically perform a portion of the system I/O processing such as keyboard scan/decode, LDC interface etc.

12.1 CSI/O Block Diagram
The CSI/O block diagram is shown in Fig. 51. The CSI/O consists of two registers — the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).

Figure 51 CSI/O Block Diagram

12.2 CSI/O Register Description

(1) CSI/O Transmit/Receive Data Register (TRDR: I/O Address = 0BH)
TRDR is used for both CSI/O transmission and reception. Thus, the system design must insure that the constraints of half-duplex operation are met (Transmit and receive operation can't occur simultaneously). For example, if a CSI/O transmission is attempted at the same time that the CSI/O is receiving data, a CSI/O will not work. Also note that TRDR is not buffered. Therefore, attempting to perform a CSI/O transmit while the previous transmit data is still being shifted out causes the shift data to be immediately updated, thereby corrupting the transmit operation in progress. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

(2) CSI/O Control/Status Register (CNTR: I/O Address = 0AH)
CNTR is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation and select the data clock speed and source.

CSI/O Control Register (CNTR : I/O Address = 0AH)

bit	7	6	5	4	3	2	1	0
	EF	EIE	RE	TE	–	SS2	SS1	SS0
	R	R/W	R/W	R/W		R/W	R/W	R/W

EF: End Flag (bit 7)
EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If EIE (End Interrupt Enable)

bit = 1 during the time EF = 1, a CPU interrupt request will be generated. Program access of TRDR should only occur if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

EIE: End Interrupt Enable (bit 6)
EIE should be set to 1 to enable EF = 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is cleared to 0. EIE is cleared to 0 during RESET.

RE: Receive Enable (bit 5)
A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that RE and TE should never both be set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

Note that the RXS pin (pin 52) is multiplexed with $\overline{CTS_1}$, modem control input of ASCI channel 1. In order to enable the RXS function, the CTS1E bit in CNTA1 should be reset to 0.

TE: Transmit Enable (bit 4)
A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE

to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that TE and RE should never both be set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

SS2, 1, 0: Speed Select 2, 1, 0 (bits 2-0)
SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 13 shows CSI/O Baud Rate Selection.

Table 13 CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio	Baud Rate
0	0	0	÷ 20	(200000)
0	0	1	÷ 40	(100000)
0	1	0	÷ 80	(50000)
0	1	1	÷ 160	(25000)
1	0	0	÷ 320	(12500)
1	0	1	÷ 640	(6250)
1	1	0	÷ 1280	(3125)
1	1	1	external Clock input (less than ÷ 20)	

( ) shows the baud rate (BPS) at ϕ = 4 MHz.

After RESET, the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock will be output when transmit or receive operations are enabled.

12.3 CSI/O Interrupts
The CSI/O interrupt request circuit is shown in Fig. 52.

Figure 52 CSI/O Interrupt Circuit Diagram

12.4 CSI/O Operation
The CSI/O can be operated using status polling or interrupt driven algorithms.

(1) Transmit — Polling
① Poll the TE bit in CNTR until TE = 0.
② Write the transmit data into TRDR.
③ Set the TE bit in CNTR to 1.
④ Repeat 1 to 3 for each transmit data byte.

(2) Transmit — Interrupts
① Poll the TE bit in CNTR until TE = 0.
② Write the first transmit data byte into TRDR.
③ Set the TE and EIE bits in CNTR to 1.
④ When the transmit interrupt occurs, write the next transmit data byte into TRDR.
⑤ Set the TE bit in CNTR to 1.
⑥ Repeat 4 to 5 for each transmit data byte.

(3) Receive — Polling
① Poll the RE bit in CNTR until RE = 0.
② Set the RE bit in CNTR to 1.
③ Poll the RE bit in CNTR until RE = 0.

④ Read the receive data from TRDR.
⑤ Repeat 2 to 4 for each receive data byte.

(4) Receive — Interrupts
① Poll the RE bit in CNTR until RE = 0.
② Set the RE and EIE bits in CNTR to 1.
③ When the receive interrupt occurs read the receive data from TRDR.
④ Set the RE bit in CNTR to 1.
⑤ Repeat 3 to 4 for each receive data byte.

12.5 CSI/O Operation Timing Notes
(1) Note that transmitter clocking and receiver sampling timings are different from internal and external clocking modes. Fig. 53 to Fig. 54 shows CSI/O Transmit/Receive Timing.
(2) The transmitter and receiver should be disabled (TE and RE = 0) when initializing or changing the baud rate.

12.6 CSI/O Operation Notes
(1) Disable the transmitter and receiver (TE and RE = 0) before initializing or changing the baud rate. When changing the baud rate after completion of transmission or reception, a delay of at least one bit time is required before baud rate modification.

3

(2) When RE or TE is cleared to 0 by software, a corresponding receive or transmit operation is immediately terminated. Normally, TE or RE should only be cleared to 0 when EF = 1.

(3) Simultaneous transmission and reception is not possible. Thus, TE and RE should not both be 1 at the same time.

CKS

TXS LSB MSB

TE

EF

Read or write of CSI/O
Transmit/Receive
Data Register

Figure 53 Transmit Timing — Internal Clock

CKS

TXS LSB MSB
2.5ϕ 2.5ϕ 2.5ϕ 2.5ϕ
7.5ϕ 7.5ϕ 7.5ϕ 7.5ϕ

TE

EF

Read or write of CSI/O
Transmit/Receive
Data Register

Figure 54 Transmit Timing — External Clock

Figure 55 Receive Timing — Internal Clock

Figure 56 Receive Timing — External Clock

12.7 CSI/O and RESET

During RESET each bit in the CNTR is initialized as defined in the CNTR register description.

CSI/O transmit and receive operations in progress are aborted during RESET. However, the contents of TRDR are not changed.

3

ly enabled or disabled. In addition, PRT channel 1 has a TOUT output pin (multiplexed with A_{18}) which can be set HIGH, LOW, or toggled. Thus PRT1 can perform programmable output waveform

have separate timer data and reload registers and a common status/control register. The PRT input clock for both channels is equal to the system clock (ϕ) divided by 20.

Figure 57 PRT Block Diagram

13.2 PRT Register Description

(1) Timer Data Register (TMDR: I/O Address = CH0: 0DH, 0CH CH1: 15H, 14H)

PRT0 and PRT1 each have 16-bit Timer Data Registers (TMDR). TMDR0 and TMDR1 are each accessed as low and high byte registers (TMDR0H, TMDR0L and TMDR1H, TMDR1L). During RESET, TMDR0 and TMDR1 are set to FFFFH.

TMDR is decremented once every twenty ϕ clocks. When TMDR counts down to 0, it is automatically reloaded with the value contained in the Reload Register (RLDR).

TMDR can be read and written by software using the following procedures. The read procedure uses a PRT internal temporary storage register to return accurate data without requiring the timer to be stopped. The write procedure requires the PRT to be stopped.

For reading (without stopping the timer), TMDR must be read in the order of lower byte — higher byte (TMDRnL, TMDRnH). The lower byte read (TMDRnL) will store the higher byte value in an internal register. The following higher byte read (TMDRnH) will access this internal register. This procedure insures timer data validity by eliminating the problem of potential 16-bit timer updating between each 8-bit read. Specifically, reading TMDR in higher byte — lower byte order may result in invalid data. Note the implications of TMDR higher byte internal storage for applications which may read only the lower and/or higher bytes. In normal operation all TMDR read routines should access both the lower and higher bytes, in that order.

For writing, the TMDR down counting must be inhibited using the TDE (Timer Down Count Enable) bits in the TCR (Timer Control Register), following which any or both higher and lower bytes of TMDR can be freely written (and read) in any order.

(2) Timer Reload Register (RLDR: I/O Address = CH0: 0EH, 0FH CH1: 16H, 17H)

PRT0 and PRT1 each have 16-bit Timer Reload Registers (RLDR). RLDR0 and RLDR1 are each accessed as low and high byte registers (RLDR0H, RLDR0L and RLDR1H, RLDR1L). During RESET RLDR0 and RLDR1 are set to FFFFH.

When the TMDR counts down to 0, it is automatically reloaded with the contents of RLDR.

(3) Timer Control Register (TCR)

TCR monitors both channels (PRT0, PRT1) TMDR status and controls enabling and disabling of down counting and interrupts as well as controlling the output pin (A_{18}/TOUT) for PRT 1.

Timer Control Register (TCR : I/O Address = 10H)

bit 7	6	5	4	3	2	1	0
TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0
R	R	R/W	R/W	R/W	R/W	R/W	R/W

TIF1: Timer Interrupt Flag 1 (bit 7)
When TMDR1 decrements to 0, TIF1 is set to 1. This can generate an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 are read. During RESET, TIF1 is cleared to 0.

TIF0: Timer Interrupt Flag 0 (bit 6)
When TMDR0 decrements to 0, TIF0 is set to 1. This can generate an interrupt request if enabled by TIE0 = 1. TIF0 is reset to 0 when TCR is read and the higher or lower byte of TMDR0 are read. During RESET, TIF0 is cleared to 0.

TIE1: Timer Interrupt Enable 1 (bit 5)
When TIE1 is set to 1, TIF1 = 1 will generate a CPU interrupt request. When TIE1 is reset to 0, the interrupt request is inhibited. During RESET, TIE1 is cleared to 0.

TIE0: Timer Interrupt Enable 0 (bit 4)
When TIE0 is set to 1, TIF0 = 1 will generate a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.

TOC1, 0: Timer Output Control (bits 3, 2)
TOC1 and TOC0 control the output of PRT1 using the multiplexed A_{18}/TOUT pin as shown below. During RESET, TOC1 and TOC0 are cleared to 0. This selects the address function for A_{18}/TOUT. By programming TOC1 and TOC0, the A_{18}/TOUT pin can be forced HIGH, LOW or toggled when TMDR1 decrements to 0.

TOC1	TOC0		OUTPUT
0	0	Inhibited	(A_{18}/TOUT pin is selected as an address output function.)
0	1	toggled*	(A_{18}/TOUT pin is selected as a PRT1 output function.)
1	0	0	
1	1	1	

* When TMDR1 decrements to 0, TOUT level is reversed. This can provide square wave with 50% duty to external devices without any software support.

TDE1, 0: Timer Down Count Enable (bits 1, 0)
TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDEn (n = 0, 1) is set to 1, down counting is executed for TMDRn. When TDEn is reset to 0, down counting is stopped and TMDRn can be freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDRn will not decrement until TDEn is set to 1.

Fig. 58 shows timer initialization, count down and reload timing. Fig. 59 shows timer output (A_{18}/TOUT) timing.

Figure 58 PRT Operation Timing

Figure 59 PRT Output Timing

3

Figure 60 PRT Interrupt Request Circuit Diagram

13.3 PRT Interrupts
The PRT interrupt request circuit is shown in Fig. 60.

13.4 PRT and RESET
During RESET the bits in TCR are initialized as defined in the TCR register description. Down counting is stopped and the TMDR and RLDR registers are initialized to FFFFH. The A_{18}/TOUT pin reverts to the address output function.

13.5 PRT Operation Notes
(1) TMDR data can be accurately read without stopping down counting by reading the lower (TMDRnL*) and higher (TMDRnH*) bytes in that order. Or, TMDR can be freely read or written by stopping the down counting.
(2) Care should be taken to insure that a timer reload does not occur during or between lower (RLDRnL*) and higher (RLDRnH*) byte writes. This may be guaranteed by system design/timing or by stopping down counting (with TMDR containing a non-zero value) during the RLDR updating.
Similarly, in applications in which TMDR is written at each TMDR overflow, the system/software design should guarantee that RLDR can be updated before the next overflow occurs. Otherwise, time base inaccuracy will occur.
NOTE: • n = 0, 1
(3) During RESET, the multiplexed A_{18}/TOUT pin reverts to the address output.
By reprogramming the TOC1 and TOC0 bits, the timer output function for PRT channel 1 can be selected. The following shows the initial state of the TOUT pin after TOC1 and TOC0 are programmed to select the PRT channel 1 timer output function.
(i) PRT (channel 1) has not counted down to 0.
If the PRT has not counted down to 0 (timed out), the initial state of TOUT depends on the programmed value in TOC1 and TOC0.

TOC1	TOC0	TOUT State After Programming TOC1/TOC0	TOUT State After Next Timeout
0	1	HIGH (1)	LOW (0)
1	0	HIGH (1)	LOW (0)
1	1	HIGH (1)	HIGH (1)

(ii) PRT (channel 1) has counted down to 0 at least once.
If the PRT has counted down to 0 (timed out) at least once, the initial state of TOUT depends on the number of time outs (even or odd) that have occurred.

Numbers of Timeouts (even or odd)	TOUT State After Programming TOC1/TOC0
Even (2, 4, 6 ...)	HIGH (1)
Odd (1, 3, 5 ...)	LOW (0)

14 INTERNAL I/O REGISTERS

The HD64180 internal I/O Registers occupy 64 I/O addresses (including reserved addresses). These registers access the internal I/O modules (ASCI, CSI/O, PRT) and control functions (DMAC, DRAM refresh, interrupts, wait state generator, MMU and I/O relocation).

To avoid address conflicts with external I/O, the HD64180 internal I/O addresses can be relocated on 64 bytes boundaries within the bottom 256 bytes of the 64k bytes I/O address space.

14.1 I/O Control Register (ICR)

ICR allows relocating of the internal I/O addresses. ICR also controls enabling/disabling of the IOSTOP mode.

I/O Control Register (ICR : I/O Address = 3FH)

bit	7	6	5	4	3	2	1	0
	IOA7	IOA6	IOSTP	–	–	–	–	–
	R/W	R/W	R/W					

IOA7,6: I/O Address Relocation (bits 7-6)

IOA7 and IOA6 relocate internal I/O as shown in Fig. 61. Note that the high-order 8 bits of 16-bit internal I/O addresses are always 0. IOA7 and IOA6 are cleared to 0 during RESET.

IOA7 · IOA6 = 1 1 ───→ 00FFH
                          00C0H
IOA7 · IOA6 = 1 0 ───→ 00BFH
                          0080H
IOA7 · IOA6 = 0 1 ───→ 007FH
                          0040H
IOA7 · IOA6 = 0 0 ───→ 003FH
                          0000H

Figure 61 Internal I/O Address Relocation

IOSTP: IOSTOP Mode (bit 5)

IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reset to 0. IOSTP is cleared to 0 during RESET.

14.2 Internal I/O Registers Address Map

The internal I/O register addresses are shown in Table 14. These addresses are relative to the 64 bytes boundary base address specified in ICR.

3

Table 14 Internal I/O Register Address Map (1)

Register		Mnemonic	Address	
			Binary	Hexadecimal
ASCI	ASCI Control Register A Ch 0	CNTLA0	XX000000	00H
	ASCI Control Register A Ch 1	CNTLA1	XX000001	01H
	ASCI Control Register B Ch 0	CNTLB0	XX000010	02H
	ASCI Control Register B Ch 1	CNTLB1	XX000011	03H
	ASCI Status Register Ch 0	STAT0	XX000100	04H
	ASCI Status Register Ch 1	STAT1	XX000101	05H
	ASCI Transmit Data Register Ch 0	TDR0	XX000110	06H
	ASCI Transmit Data Register Ch 1	TDR1	XX000111	07H
	ASCI Receive Data Register Ch 0	RDR0	XX001000	08H
	ASCI Receive Data Register Ch 1	RDR1	XX001001	09H
CSI/O	CSI/O Control Register	CNTR	XX001010	0AH
	CSI/O Transmit/Receive Data Register	TRDR	XX001011	0BH
Timer	Timer Data Register Ch 0L	TMDR0L	XX001100	0CH
	Timer Data Register Ch 0H	TMDR0H	XX001101	0DH
	Reload Register Ch 0L	RLDR0L	XX001110	0EH
	Reload Register Ch 0H	RLDR0H	XX001111	0FH
	Timer Control Register	TCR	XX010000	10H
	Reserved		XX010001	11H
			⎰	⎰
			XX010011	13H
	Timer Data Register Ch 1L	TMDR1L	XX010100	14H
	Timer Data Register Ch 1H	TMDR1H	XX010101	15H
	Reload Register Ch 1L	RLDR1L	XX010110	16H
	Reload Register Ch 1H	RLDR1H	XX010111	17H
Others	Free Running Counter	FRC	XX011000	18H
	Reserved		XX011001	19H
			⎰	⎰
			XX011111	1FH

Table 14 Internal I/O Register Address Map (2)

Register	Mnemonic	Address Binary	Address Hexadecimal
DMA Source Address Register Ch OL	SAROL	XX100000	20H
DMA Source Address Register Ch OH	SAROH	XX100001	21H
DMA Source Address Register Ch OB	SAROB	XX100010	22H
DMA Destination Address Register Ch OL	DAROL	XX100011	23H
DMA Destination Address Register Ch OH	DAROH	XX100100	24H
DMA Destination Address Register Ch OB	DAROB	XX100101	25H
DMA Byte Count Register Ch OL	BCROL	XX100110	26H
DMA Byte Count Register Ch OH	BCROH	XX100111	27H
DMA Memory Address Register Ch 1L	MAR1L	XX101000	28H
DMA Memory Address Register Ch 1H	MAR1H	XX101001	29H
DMA Memory Address Register Ch 1B	MAR1B	XX101010	2AH
DMA I/O Address Register Ch 1L	IAR1L	XX101011	2BH
DMA I/O Address Register Ch 1H	IAR1H	XX101100	2CH
Reserved		XX101101	2DH
DMA Byte Count Register Ch 1L	BCR1L	XX101110	2EH
DMA Byte Count Register Ch 1H	BCR1H	XX101111	2FH
DMA Status Register	DSTAT	XX110000	30H
DMA Mode Register	DMODE	XX110001	31H
DMA/WAIT Control Register	DCNTL	XX110010	32H
IL Register (Interrupt Vector Low Register)	IL	XX110011	33H
INT/TRAP Control Register	ITC	XX110100	34H
Reserved		XX110101	35H
Refresh Control Register	RCR	XX110110	36H
Reserved		XX110111	37H
MMU Common Base Register	CBR	XX111000	38H
MMU Bank Base Register	BBR	XX111001	39H
MMU Common/Bank Area Register	CBAR	XX111010	3AH
Reserved		XX111011 ⑀ XX111110	3BH ⑀ 3EH
I/O Control Register	ICR	XX111111	3FH

The leftmost column groups: DMA, INT, Refresh, MMU, I/O.

14.3 I/O Addressing Notes

The internal I/O register addresses are located in the I/O address space from 0000H to 00FFH (16-bit I/O addresses). Thus, to access the internal I/O registers (using I/O instructions), the high-order 8 bits of the 16-bit I/O address must be 0.

The conventional I/O instructions (OUT (m),A/ IN A,(m) / OUTI / INI/ etc.) place the contents of a CPU register on the high-order 8 bits of the address bus, and thus may be difficult to use for accessing internal I/O registers.

For efficient internal I/O register access, a number of new instructions have been added, which force the high-order 8 bits of the 16-bit I/O address to 0. These instructions are IN0, OUT0, OTIM,

OTIMR, OTDM, OTDMR and TSTIO (See section 19 Instruction Set).

Note that when writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle will exhibit internal I/O write cycle timing. For example, the $\overline{\text{WAIT}}$ input and programmable wait state generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle — however, the external read data is ignored by the HD64180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses to avoid duplicate I/O accesses.

3

15 E CLOCK OUTPUT TIMING — 6800 TYPE BUS INTER-FACE

A large selection of 6800 type peripheral devices can be connected to the HD64180, including the Hitachi 6300 CMOS series (6321 PIA, 6350 ACIA, etc.) as well as 6500 family devices.

These devices require connection with the HD64180 synchronous E clock output. The speed (access time) required for the peripheral device are determined by the HD64180 clock rate. Table 15, Fig. 62 and Fig. 63 define E clock output timing.

Table 15 E Clock Timing in Each Condition

Condition	Duration of E Clock Output "High"	
Op-code Fetch Cycle Memory Read/Write Cycle	$T_2\uparrow - T_3\downarrow$	$(1.5\phi + n_w \cdot \phi)$
I/O read Cycle	1st $Tw\uparrow - T_3\downarrow$	$(0.5\phi + n_w \cdot \phi)$
I/O Write Cycle	1st $Tw\uparrow - T_3\uparrow$	$(n_w \cdot \phi)$
$\overline{NMI}$ Acknowledge 1st MC	$T_2\uparrow - T_3\downarrow$	(1.5ϕ)
$\overline{INT}_0$ Acknowledge 1st MC	1st $Tw\uparrow - T_3\uparrow$	$(0.5\phi + n_w \cdot \phi)$
BUS RELEASE mode SLEEP mode SYSTEM STOP mode	$\phi\downarrow - \phi\downarrow$	$(2\phi$ or $1\phi)$

NOTE) n_w : the number of wait states
MC : Machine Cycle

NOTE) MC: Machine Cycle

* Two wait states are automatically inserted.

Figure 62 E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)

(a) E Clock Timing in BUS RELEASE Mode

(b) E Clock Timing in SLEEP Mode and SYSTEM STOP Mode

Figure 63 E Clock Timing
(in BUS RELEASE mode, SLEEP mode, SYSTEM STOP mode)

Wait states inserted in op-code fetch, memory read/write and I/O read/write cycles extend the duration of E clock output HIGH. Note that during I/O read/write cycles with no wait states (only occurs during on-chip I/O register accesses), E will not go HIGH.

The correspondence between the duration of E clock output HIGH and standard peripheral device speed selections is as follows.

Device Speed Selection	Required duration of E clock output HIGH
1.0 MHz (ex: HD6321P)	500 ns min.
1.5 MHz (ex: HD63A21P)	333 ns min.
2.0 MHz (ex: HD63B21P)	230 ns min.

15.1 6800 Type Bus Interfacing Note

When the HD64180 is connected to 6800 type peripheral LSIs with E clock, the 6800 type peripheral LSIs should be located in I/O address space.

If the 6800 type peripheral LSIs are located in memory address space, $\overline{WR}$ set-up time and $\overline{WR}$ hold time for E clock won't be guaranteed during memory read/write cycles and 6800 type peripheral LSIs can't be connected correctly.

16 ON-CHIP CLOCK GENERATOR

The HD64180 contains a crystal oscillator and system clock (ϕ) generator. A crystal can be directly connected or an external clock input can be provided. In either case, the system clock (ϕ) is equal to one-half the input clock. For example, a crystal or external clock input of 8 MHz corresponds with a system clock rate of $\phi = 4$ MHz.

The following table shows the AT cut crystal characteristics (Co, Rs) and the load capacitance (CL1, CL2) required for various frequencies of HD64180 operation.

Table 16   Crystal Characteristics

Clock Frequency Item	4MHz	4MHz < f ≦ 12MHz	12MHz < f ≦ 16MHz
Co	< 7 pF	< 7 pF	< 7 pF
Rs	< 60 Ω	< 60 Ω	< 60 Ω
CL₁, CL₂	10 to 22 pF ± 10%	10 to 22 pF ± 10%	10 to 22 pF ± 10%

If an external clock input is used instead of a crystal, the waveform (twice the ϕ clock rate) should exhibit a 50% ± 5% duty cycle. Note that the minimum clock input HIGH voltage level is $V_{CC} - 0.6V$. The external clock input is connected to the EXTAL pin, while the XTAL pin is left open. Fig. 64 shows external clock interface.

Figure 64   External Clock Interface

Fig. 65 shows the HD64180 clock generator circuit while Fig. 66 and Fig. 67 specify circuit board design rules.

Figure 65   Crystal Interface

Figure 66   Note for Board Design of the Oscillation Circuit

20 mm max

Signal line layout should
avoid areas marked with /////.

GND

C_L Crystal C_L

20 mm max

1
2
3
64 — ϕ

HD64180
(DP-64S)

(Top View)

Figure 67 Example of Board Design

Circuit Board design should observe the followings.
(1) To prevent induced noise, the crystal and load capacitors should be physically located as close to the LSI as possible.
(2) Signal lines should not run parallel to the clock oscillator inputs. In particular, the clock input circuitry and the system clock ϕ output should be separated as much as possible.

(3) Similar to (2), V_{CC} power lines should be separated from the clock oscillator input circuitry.
(4) Resistivity between XTAL or EXTAL and the other pins should be greater than 10M ohms.
Signal line layout should avoid areas marked with /////.

3

17 MISCELLANEOUS

Free Running Counter (I/O Address = 18H)

Read only 8-bit free running counter without control registers and status registers. The contents of the 8-bit free running counter is counted down by 1 with an interval of 10 ϕ clock cycles. The free running counter continues counting down without being affected by the read operation.

If data is written into the free running counter, we can't guarantee the interval of DRAM refresh cycle and baud rates of ASCI and CSI/O.

In IOSTOP mode, the free running counter continues counting down. It is initialized to FFH during RESET.

18 OPERATION NOTES

18.1 Precaution on Interfacing the Z80* Family Peripheral LSIs to the HD64180

(1) Problem

In daisy chain, the Z80* family peripheral LSI (PIO, DMA, CTC, SIO, or DART) resets interrupt circuit (i.e. IEO changes from LOW to HIGH) by fetching the RETI op-code on the data bus concurrently during the CPU fetches the RETI. Therefore, the followings should be noted for the RETI op-code (EDH, 4DH) fetch timing in the Z80* peripheral LSI.

When the peripheral LSI fetches the first op-code of RETI (EDH), $\overline{\text{LIR}}$ should be negated HIGH at the rising edge of system clock ϕ as shown in Fig. 71, A. (This isn't referred in the manuals for the Z80* peripheral LSI.) So, $\overline{\text{LIR}}$ hold time ($\overline{\text{LIR}}$ = HIGH) should be required as shown in Fig. 71.

Figure 71 $\overline{\text{LIR}}$ Hold Time

Because $\overline{\text{LIR}}$ changes synchronously with the rising edge of system clock ϕ, $\overline{\text{LIR}}$ delay time is equal to $\overline{\text{LIR}}$ hold time of the Z80* peripheral LSI. However, this $\overline{\text{LIR}}$ hold time may not be sufficient for the Z80* peripheral LSI in some case and IEO line may not be reset.

(2) An example of countermeasure

Fig. 72 shows an example of circuit, while Fig. 73 shows the $\overline{\text{LIR}}$ and $\overline{\text{LIR}}'$ timing in the circuit.

Figure 72 Circuit Example

* Z80 is a registered trademark of Zilog, Inc.

Figure 73 $\overline{\text{LIR}}$ and $\overline{\text{LIR}}'$ Timing in the Circuit

$\overline{\text{LIR}}'$, which is synchronized with the falling edge of system clock ϕ, is provided to the peripheral LSI. In this case, one-half clock cycle duration is confirmed as the hold time.

Please carefully examine the circuit before you use it on your application.

18.5 Precaution on Interfacing HD64180 with Z80* CTC
(1) Problem

The following problem may happen when interfacing HD64180 with Z80* CTC (Z8430). Therefore, countermeasure shown in section 2 should be taken. Fig. 81 illustrates Z80* CTC write timing specified in Z80* CTC Data Sheet. Fig. 82 and Fig. 83 show Z80* I/O write timing and HD64180 I/O write timing respectively.

As shown above, $\overline{IOE}$ in HD64180 goes LOW by a half ϕ clock cycle faster than $\overline{IORQ}$ in Z80. When interfacing Z80 with Z80* CTC, data is written into Z80* CTC at the rising edge of Tw. By contrast, when interfacing HD64180 with Z80* CTC, data is written into Z80* CTC at the rising edge of T_2. In the latter case, data may not be written into Z80* CTC if $\overline{IOE}$ set-up time for the rising edge of T_2 is less than the set-up time specified in Z80* CTC.

Figure 81 Z80* CTC Write Timing**

Figure 82 Z80* I/O Write Timing

Figure 83 HD64180 I/O Write Timing

(2) Countermeasure

To Avoid the problem, $\overline{IOE}$ in HD64180 should be asserted LOW at the rising edge of T_2 to assure the set-up time specified in Z80* CTC. Fig. 84 (a) shows a circuit for delaying $\overline{IOE}$ by a half ϕ clock cycle.

If this circuit is externally connected between HD64180 and Z80* CTC, $\overline{IOE}$' will be pulled LOW at the rising edge of T_2 only in I/O read/write cycle as shown in Fig. 84 (b). While in $\overline{INT_0}$ acknowledge cycle, $\overline{IOE}$ and $\overline{IOE}$' are asserted LOW at the timing shown in Fig. 84 (c). In $\overline{INT_0}$ acknowledge cycle, $\overline{IOE}$' delays because of propagation time of TTL gates of the countermeasure circuit and the vector access time is shortened. If vector access time for HD64180 is not assured during $\overline{INT_0}$ acknowledge cycle, wait states should be inserted by programming IWI0 and IWI1 bits of DMA/WAIT Control Register. However, note that wait states insertion by software should be inhibited during Z80* CTC read/write cycles, because more than one wait state can not be allowed in the case of Z80* CTC. (Please see Z80* CTC Data Sheet. One wait state is automatically inserted during the cycles.) Refer to "Fig. 85 Z80* CTC Access Flow" for details.

(a) Countermeasure Circuit

(b) I/O Read/Write Timing

(c) $\overline{INT}_0$ Acknowledge Cycle Timing

Figure 84 Countermeasure Circuit and Timings in the Circuit

* Z80 is a registered trademark of Zilog, Inc.
** Copied from Z80* CTC Data Sheet (April, 1985)

```
            Program DMA/WAIT Control
            Register to insert wait states
```

Disable $\overline{INT}_0$

Disable programmable wait states
insertion for I/O access (One wait state
is automatically inserted during Z80*
CTC read/write cycles.) *1

Access Z80* CTC

Enable programmable wait states
insertion for I/O access

Enable $\overline{INT}_0$

*1 More than one wait state can not be
allowed during Z80* CTC read/write
cycles.

Figure 85   Z80* CTC Access Flow

HITACHI

18.6 Notes on HD64180 $\overline{INT}_0$ Mode 0

(1) Problem

In $\overline{INT}_0$ Mode 0, the CPU executes an instruction which is placed on the data bus during the interrupt acknowledge cycle. Usually, RST (1-byte instruction) or CALL (3-byte instruction) is placed on the data bus. Then, the CPU pushes the Program Counter (PC) onto the stack and jumps to the interrupt service routine. In the case of RST instruction, the correct return address is pushed onto the stack. However, in the case of CALL instruction, the pushed return address is equal to the correct return address + 2.

(2) Explanation of operation

During the 1st op-code fetch cycle in the interrupt acknowledge cycle, the CPU stops incrementing the PC. At this time, the PC contains the return address. After the 1st op-code is fetched, the CPU restarts incrementing the PC. Therefore, is RST (1-byte instruction) is executed in the interrupt acknowledge cycle, the correct return address is pushed onto the stack and the CPU can return from the interrupt service routine correctly. While, if CALL (3-byte instruction) is executed in the interrupt acknowledge cycle, the PC is incremented twice during the operand read cycle of the 2 bytes after the 1st op-code is fetched. Therefore, the return address + 2 in the PC is pushed onto the stack. So, when RETI is executed at the end of the interrupt service routine, the CPU can not return from the interrupt correctly.

Fig. 86 shows the CALL execution timing in $\overline{INT}_0$ Mode 0.

Figure 86 The CALL Execution Timing in $\overline{INT}_0$ Mode 0

(3) Countermeasure

The following explains the countermeasure of the problem in $\overline{INT}_0$ Mode 0.

① RST

When RST is executed, the correct return address in the PC is pushed onto the stack.

② CALL

When CALL is executed, the stack contents must be decremented by two in the interrupt service routine to return from the interrupt correctly.

Table 18 summarizes how to adjust the stack contents depending on the instruction to be executed.

Table 18 Stack Contents Adjustment

Instruction	Stack Contents Adjustment
RST	No
CALL	Decrement the stack contents by two
Other instructions	No (The PC is not stacked.)

The $\overline{INT}_0$ Mode 0 sequences when executing RST and CALL are shown in Fig. 87.

(a) $\overline{INT}_0$ Mode 0 Sequence when executing RST

(b) $\overline{INT}_0$ Mode 0 Sequence when executing CALL

NOTE) PC: PC indicates the return address

Figure 87 $\overline{INT}_0$ Mode 0 Sequence

19 INSTRUCTION SET
19.1 Instruction set overview
The HD64180 is object code compatible with standard 8-bit operating system and application software. The instruction set also contains a number of new instructions to improve system and software performance, reliability and efficiency.

New Instructions	Operation
SLP	Enter SLEEP mode
MLT	8-bit multiply with 16-bit result
IN0 g, (m)	Input contents of immediate I/O address into register
OUT0 (m), g	Output register contents to immediate I/O address
OTIM	Block output — increment
OTIMR	Block output — increment and repeat
OTDM	Block output — decrement
OTDMR	Block output — decrement and repeat
TSTIO m	Non-destructive AND, I/O port and accumulator
TST g	Non-destructive AND, register and accumulator
TST m	Non-destructive AND, immediate data and accumulator
TST (HL)	Non-destructive AND, memory data and accumulator

(1) SLP — Sleep
The SLP instruction causes the HD64180 to enter SLEEP low power consumption mode. See section 5 for a complete description of the SLEEP state.

(2) MLT — Multiply
The MLT performs unsigned multiplication on two 8 bit numbers yielding a 16 bit result. MLT may specify BC, DE, HL or SP registers. In all cases, the 8-bit operands are loaded into each half of the 16-bit register and the 16-bit result is returned in that register.

(3) IN0 g, (m) — Input, Immediate I/O address
The contents of immediately specified 8-bit I/O address are input into the specified register. When I/O is accessed, 00H is output in high-order bits of address automatically.

(4) OUT0 (m), g — Output, immediate I/O address
The contents of the specified register are output to the immediately specified 8-bit I/O address. When I/O is accessed, 00H is output in high-order bits of address automatically.

(5) OTIM, OTIMR, OTDM, OTDMR — Block I/O
The contents of memory pointed to by HL is output to the I/O address in (C). The memory address (HL) and I/O address (C) are incremented in OTIM and OTIMR and decremented in OTDM and OTDMR respectively. B register is decremented. The OTIMR and OTDMR variants repeat the above sequence until register B is decremented to 0. Since the I/O address (C) is automatically incremented or decremented, these instructions are useful for block I/O (such as HD64180 on-chip I/O) initialization. When I/O is accessed, 00H is output in high-order bits of address automatically.

(6) TSTIO m — Test I/O Port
The contents of the I/O port addressed by C are ANDed with 8-bit immediate data and the status flags are updated. The I/O port contents are not written (non-destructive AND). When I/O is accessed, 00H is output in higher bits of address automatically.

(7) TST g — Test Register
The contents of the specified register are ANDed with the accumulator (A) and the status flags are updated. The accumulator and specified register are not changed (non-destructive AND).

3

(8) TST m — Test Immediate

The 8-bit immediate data is ANDed with the accumulator (A) and the status flags are updated. The accumulator is not changed (non-destructive AND).

(9) TST (HL) — Test Memory

The contents of memory pointed to by HL are ANDed with the accumulator (A) and the status flags are updated. The memory contents and accumulator are not changed (non-destructive AND).

19.2 Instruction set summary

The followings explain the symbols in instruction set, and the following tables summarize the operation of each instruction.

(1) Register

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a pair of 16-bit registers. The following tables show the correspondence between symbols and registers.

g,g'	Reg.	ww	Reg.	xx	Reg.	yy	Reg.	zz	Reg.
000	B	00	BC	00	BC	00	BC	00	BC
001	C	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	A								

NOTE: Suffixed H and L to ww,xx,yy,zz (ex.wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.

(2) Bit

b specifies a bit to be manipulated in the bit manipulation instruction. The following table shows the correspondence between b and bits.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(3) Condition

f specifies the condition in program control instructions. The following shows the correspondence between f and conditions.

f	Condition
000	NZ non zero
001	Z zero
010	NC non carry
011	C carry
100	PO parity odd
101	PE parity even
110	P sign plus
111	M sign minus

(4) Restart Address

v specifies a restart address. The following table shows the correspondence between v and restart addresses.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

(5) Flag

The following symbols show the flag conditions.

- · : not affected
- ↑ : affected
- × : undefined
- S : set to 1
- R : reset to 0
- P : parity
- V : overflow

(6) Miscellaneous

- ( )$_M$: data in the memory address
- ( )$_I$: data in the I/O address
- m or n : 8-bit data
- mn : 16-bit data
- r : 8-bit register
- R : 16-bit register
- b·( )$_M$: a content of bit b in the memory address
- b·gr : a content of bit b in the register gr
- d or j : 8-bit signed displacement
- S : source addressing mode
- D : destination addressing mode
- · : AND operation
- + : OR operation
- ⊕ : EXCLUSIVE OR operation

Data Manipulation Instructions

Arithmetic and Logical Instructions (8-bit)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7 S	6 Z	4 H	2 P/V	1 N	0 C
ADD	ADD A,g	10 000 g				S		D		1	4	Ar + gr→Ar	↕	↕	↕	V	R	↕
	ADD A, (HL)	10 000 110					S	D		1	6	Ar+ (HL)$_M$→Ar	↕	↕	↕	V	R	↕
	ADD A,m	11 000 110 < m >	S					D		2	6	Ar+ m→Ar	↕	↕	↕	V	R	↕
	ADD A, (IX+d)	11 011 101 / 10 000 110 / < d >			S			D		3	14	Ar+ (IX + d)$_M$→Ar	↕	↕	↕	V	R	↕
	ADD A, (IY+d)	11 111 101 / 10 000 110 / < d >			S			D		3	14	Ar+ (IY + d)$_M$→Ar	↕	↕	↕	V	R	↕
ADC	ADC A,g	10 001 g				S		D		1	4	Ar+ gr+ c→Ar	↕	↕	↕	V	R	↕
	ADC A, (HL)	10 001 110					S	D		1	6	Ar+ (HL)$_M$+ c→Ar	↕	↕	↕	V	R	↕
	ADC A,m	11 001 110 < m >	S					D		2	6	Ar+ m+ c→Ar	↕	↕	↕	V	R	↕
	ADC A, (IX+d)	11 011 101 / 10 001 110 / < d >			S			D		3	14	Ar+ (IX + d)$_M$+ c→Ar	↕	↕	↕	V	R	↕
	ADC A, (IY+d)	11 111 101 / 10 001 110 / < d >			S			D		3	14	Ar+ (IY + d)$_M$+ c→Ar	↕	↕	↕	V	R	↕
AND	AND g	10 100 g				S		D		1	4	Ar · gr→Ar	↕	↕	S	P	R	R
	AND (HL)	10 100 110					S	D		1	6	Ar· (HL)$_M$→Ar	↕	↕	S	P	R	R
	AND m	11 100 110 < m >	S					D		2	6	Ar· m→Ar	↕	↕	S	P	R	R
	AND (IX+d)	11 011 101 / 10 100 110 / < d >			S			D		3	14	Ar· (IX + d)$_M$→Ar	↕	↕	S	P	R	R
	AND (IY+d)	11 111 101 / 10 100 110 / < d >			S			D		3	14	Ar· (IY + d)$_M$→Ar	↕	↕	S	P	R	R
Compare	CP g	10 111 g				S		D		1	4	Ar— gr	↕	↕	↕	V	S	↕
	CP (HL)	10 111 110					S	D		1	6	Ar – (HL)$_M$	↕	↕	↕	V	S	↕
	CP m	11 111 110 < m >	S					D		2	6	Ar– m	↕	↕	↕	V	S	↕
	CP (IX+d)	11 011 101 / 10 111 110 / < d >			S			D		3	14	Ar– (IX + d)$_M$	↕	↕	↕	V	S	↕
	CP (IY+d)	11 111 101 / 10 111 110 / < d >			S			D		3	14	Ar– (IY + d)$_M$	↕	↕	↕	V	S	↕
COMPLEMENT	CPL	00 101 111						S/D		1	3	$\overline{Ar}$→Ar	·	·	S	·	S	·
DEC	DEC g	00 g 101				S/D				1	4	gr– 1→gr	↕	↕	↕	V	S	·
	DEC (HL)	00 110 101					S/D			1	10	(HL)$_M$– 1→(HL)$_M$	↕	↕	↕	V	S	·
	DEC (IX+d)	11 011 101 / 00 110 101 / < d >			S/D					3	18	(IX + d)$_M$– 1→ (IX + d)$_M$	↕	↕	↕	V	S	·
	DEC (IY+d)	11 111 101 / 00 110 101 / < d >			S/D					3	18	(IY + d)$_M$– 1→ (IY + d)$_M$	↕	↕	↕	V	S	·
INC	INC g	00 g 100				S/D				1	4	gr+ 1→gr	↕	↕	↕	V	R	·
	INC (HL)	00 110 100					S/D			1	10	(HL)$_M$+ 1→(HL)$_M$	↕	↕	↕	V	R	·
	INC (IX+d)	11 011 101 / 00 110 100			S/D					3	18	(IX + d)$_M$+ 1→ (IX + d)$_M$	↕	↕	↕	V	R	·

3

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7 S	6 Z	4 H	2 P/V	1 N	0 C
INC	INC (IY + d)	< d > 11 111 101 00 110 100 < d >			S/D					3	18	IY + d$_M$ + 1 → IY + d$_M$	↕	↕	↕	V	R	·
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwHr × wwLr → ww$_R$	·	·	·	·	·	·
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0 − Ar → Ar	↕	↕	↕	V	S	↕
OR	OR g	10 110 g				S		D		1	4	Ar + gr → Ar	↕	↕	R	P	R	R
	OR (HL)	10 110 110					S	D		1	6	Ar + (HL)$_M$ → Ar	↕	↕	R	P	R	R
	OR m	11 110 110 < m >	S					D		2	6	Ar + m → Ar	↕	↕	R	P	R	R
	OR (IX + d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar + (IX + d$_M$) → Ar	↕	↕	R	P	R	R
	OR (IY + d)	11 111 101 10 110 110 < d >			S			D		3	14	Ar + (IY + d$_M$) → Ar	↕	↕	R	P	R	R
SUB	SUB g	10 010 g				S		D		1	4	Ar − gr → Ar	↕	↕	↕	V	S	↕
	SUB (HL)	10 010 110					S	D		1	6	Ar − (HL)$_M$ → Ar	↕	↕	↕	V	S	↕
	SUB m	11 010 110 < m >	S					D		2	6	Ar − m → Ar	↕	↕	↕	V	S	↕
	SUB (IX + d)	11 011 101 10 010 110 < d >			S			D		3	14	Ar − (IX + d$_M$) → Ar	↕	↕	↕	V	S	↕
	SUB (IY + d)	11 111 101 10 010 110 < d >			S			D		3	14	Ar − (IY + d$_M$) → Ar	↕	↕	↕	V	S	↕
SUBC	SBC A,g	10 011 g				S		D		1	4	Ar − gr − c → Ar	↕	↕	↕	V	S	↕
	SBC A, (HL)	10 011 110					S	D		1	6	Ar − (HL)$_M$ − c → Ar	↕	↕	↕	V	S	↕
	SBC A,m	11 011 110 < m >	S					D		2	6	Ar − m − c → Ar	↕	↕	↕	V	S	↕
	SBC A, (IX + d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar − (IX + d$_M$) − c → Ar	↕	↕	↕	V	S	↕
	SBC A, (IY + d)	11 111 101 10 011 110 < d >			S			D		3	14	Ar − (IY + d$_M$) − c → Ar	↕	↕	↕	V	S	↕
TEST	TST g	11 101 101 00 g 100				S				2	7	Ar · gr	↕	↕	S	P	R	R
	TST (HL)	11 101 101 00 110 100					S			2	10	Ar · (HL)$_M$	↕	↕	S	P	R	R
	TST m	11 101 101 01 100 100 < m >	S							3	9	Ar · m	↕	↕	S	P	R	R
XOR	XOR g	10 101 g				S		D		1	4	Ar ⊕ gr → Ar	↕	↕	R	P	R	R
	XOR (HL)	10 101 110					S	D		1	6	Ar ⊕ (HL)$_M$ → Ar	↕	↕	R	P	R	R
	XOR m	11 101 110 < m >	S					D		2	6	Ar ⊕ m → Ar	↕	↕	R	P	R	R
	XOR (IX + d)	11 011 101 10 101 110 < d >			S			D		3	14	Ar ⊕ (IX + d$_M$) → Ar	↕	↕	R	P	R	R
	XOR (IY + d)	11 111 101 10 101 110 < d >			S			D		3	14	Ar ⊕ (IY + d$_M$) → Ar	↕	↕	R	P	R	R

(to be continued)

Rotate and Shift Instructions

Operation name	MNEMONICS	OP-code	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	7 S	6 Z	4 H	2 P/V	1 N	0 C
Rotate and Shift Data	RLA	00 010 111						S/D		1	3		·	·	R	·	R	↕
	RL g	11 001 011 00 010 g				S/D				2	7		↕	↕	R	P	R	↕
	RL (HL)	11 001 011 00 010 110			S/D					2	13		↕	↕	R	P	R	↕
	RL (IX + d)	11 011 101 11 001 011 < d > 00 010 110			S/D					4	19		↕	↕	R	P	R	↕
	RL (IY + d)	11 111 101 11 001 011 < d > 00 010 110			S/D					4	19		↕	↕	R	P	R	↕
	RLCA	00 000 111						S/D		1	3		·	·	R	·	R	↕
	RLC g	11 001 011 00 000 g				S/D				2	7		↕	↕	R	P	R	↕
	RLC (HL)	11 001 011 00 000 110			S/D					2	13		↕	↕	R	P	R	↕
	RLC (IX + d)	11 011 101 11 001 011 < d > 00 000 110			S/D					4	19		↕	↕	R	P	R	↕
	RLC (IY + d)	11 111 101 11 001 011 < d > 00 000 110			S/D					4	19		↕	↕	R	P	R	↕
	RLD	11 101 101 01 101 111						S/D		2	16		↕	↕	R	P	R	·
	RRA	00 011 111						S/D		1	3		·	·	R	·	R	↕
	RR g	11 001 011 00 011 g				S/D				2	7		↕	↕	R	P	R	↕
	RR (HL)	11 001 011 00 011 110			S/D					2	13		↕	↕	R	P	R	↕
	RR (IX + d)	11 011 101 11 001 011 < d > 00 011 110			S/D					4	19		↕	↕	R	P	R	↕
	RR (IY + d)	11 111 101 11 001 011 < d > 00 011 110			S/D					4	19		↕	↕	R	P	R	↕
	RRCA	00 001 111						S/D		1	3		·	·	R	·	R	↕
	RRC g	11 001 011 00 001 g				S/D				2	7		↕	↕	R	P	R	↕
	RRC (HL)	11 001 011 00 001 110			S/D					2	13		↕	↕	R	P	R	↕
	RRC (IX + d)	11 011 101 11 001 011 < d > 00 001 110			S/D					4	19		↕	↕	R	P	R	↕
	RRC (IY + d)	11 111 101 11 001 011 < d > 00 001 110			S/D					4	19		↕	↕	R	P	R	↕

3

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate	RRD	11 101 101						S/D		2	16		↕	↕	R	P	R	•
and		01 100 111																
Shift	SLA g	11 001 011				S/D				2	7		↕	↕	R	P	R	↕
Data		00 100 g																
	SLA (HL)	11 001 011					S/D			2	13		↕	↕	R	P	R	↕
		00 100 110																
	SLA (IX + d)	11 011 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 100 110																
	SLA (IY + d)	11 111 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 100 110																
	SRA g	11 001 011				S/D				2	7		↕	↕	R	P	R	↕
		00 101 g																
	SRA (HL)	11 001 011					S/D			2	13		↕	↕	R	P	R	↕
		00 101 110																
	SRA (IX + d)	11 011 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 101 110																
	SRA (IY + d)	11 111 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 101 110																
	SRL g	11 001 011				S/D				2	7		↕	↕	R	P	R	↕
		00 111 g																
	SRL (HL)	11 001 011					S/D			2	13		↕	↕	R	P	R	↕
		00 111 110																
	SRL (IX + d)	11 011 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 111 110																
	SRL (IY + d)	11 111 101			S/D					4	19		↕	↕	R	P	R	↕
		11 001 011																
		< d >																
		00 111 110																

Bit Manipulation Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Reg					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7 S	6 Z	4 H	2 P/V	1 N	0 C
Bit Set	SET b,g	11 001 011 / 11 b g				S/D				2	7	1→b · gr	·	·	·	·	·	·
	SET b, (HL)	11 001 011 / 11 b 110					S/D			2	13	1→b · (HL)$_M$	·	·	·	·	·	·
	SET b, (IX+d)	11 011 101 / 11 001 011 / < d > / 11 b 110			S/D					4	19	1→b · (IX+d)$_M$	·	·	·	·	·	·
	SET b, (IY+d)	11 111 101 / 11 001 011 / < d > / 11 b 110			S/D					4	19	1→b · (IY+d)$_M$	·	·	·	·	·	·
Bit Reset	RES b,g	11 001 011 / 10 b g				S/D				2	7	0→b · gr	·	·	·	·	·	·
	RES b, (HL)	11 001 011 / 10 b 110					S/D			2	13	0→b · (HL)$_M$	·	·	·	·	·	·
	RES b, (IX+d)	11 011 101 / 11 001 011 / < d > / 10 b 110			S/D					4	19	0→b · (IX+d)$_M$	·	·	·	·	·	·
	RES b, (IY+d)	11 111 101 / 11 001 011 / < d > / 10 b 110			S/D					4	19	0→b · (IY+d)$_M$	·	·	·	·	·	·
Bit Test	BIT b,g	11 001 011 / 01 b g				S				2	6	$\overline{b · gr}$→z	X	↓	S	X	R	·
	BIT b, (HL)	11 001 011 / 01 b 110					S			2	9	$\overline{b · (HL)_M}$→z	X	↓	S	X	R	·
	BIT b, (IX+d)	11 011 101 / 11 001 011 / < d > / 01 b 110			S					4	15	$\overline{b · (IX+d)_M}$→z	X	↓	S	X	R	·
	BIT b, (IY+d)	11 111 101 / 11 001 011 / < d > / 01 b 110			S					4	15	$\overline{b · (IY+d)_M}$→z	X	↓	S	X	R	·

3

Arithmetic Instructions (16-bit)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	$HL_R + ww_R \rightarrow HL_R$	·	·	X	·	R	↕
	ADD IX,xx	11 011 101 00 xx1 001				S		D		2	10	$IX_R + xx_R \rightarrow IX_R$	·	·	X	·	R	↕
	ADD IY,yy	11 111 101 00 yy1 001				S		D		2	10	$IY_R + yy_R \rightarrow IY_R$	·	·	X	·	R	↕
ADC	ADC HL,ww	11 101 101 01 ww1 010				S		D		2	10	$HL_R + ww_R + c \rightarrow HL_R$	↕	↕	X	V	R	↕
DEC	DEC ww	00 ww1 011				S/D				1	4	$ww_R - 1 \rightarrow ww_R$	·	·	·	·	·	·
	DEC IX	11 011 101 00 101 011						S/D		2	7	$IX_R - 1 \rightarrow IX_R$	·	·	·	·	·	·
	DEC IY	11 111 101 00 101 011						S/D		2	7	$IY_R - 1 \rightarrow IY_R$	·	·	·	·	·	·
INC	INC ww	00 ww0 011				S/D				1	4	$ww_R + 1 \rightarrow ww_R$	·	·	·	·	·	·
	INC IX	11 011 101 00 100 011						S/D		2	7	$IX_R + 1 \rightarrow IX_R$	·	·	·	·	·	·
	INC IY	11 111 101 00 100 011						S/D		2	7	$IY_R + 1 \rightarrow IY_R$	·	·	·	·	·	·
SBC	SBC HL,ww	11 101 101 01 ww0 010				S		D		2	10	$HL_R - ww_R - c \rightarrow HL_R$	↕	↕	X	V	S	↕

(to be continued)

Data Transfer Instructions

8-Bit Load

Operation name	MNEMONICS	OP-code	IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	S	Z	H	P/V	N	C
Load 8-bit Data	LD A,I	11 101 101 / 01 010 111						S/D		2	6	Ir→Ar	↕	↕	R	IEF2	R	·
	LD A,R	11 101 101 / 01 011 111						S/D		2	6	Rr→Ar	↕	↕	R	IEF2	R	·
	LD A,(BC)	00 001 010					S	D		1	6	(BC)M→Ar	·	·	·	·	·	·
	LD A,(DE)	00 011 010					S	D		1	6	(DE)M→Ar	·	·	·	·	·	·
	LD A,(mn)	00 111 010 / < n > / < m >		S				D		3	12	(mn)M→Ar	·	·	·	·	·	·
	LD I,A	11 101 101 / 01 000 111						S/D		2	6	Ar→Ir	·	·	·	·	·	·
	LD R,A	11 101 101 / 01 001 111						S/D		2	6	Ar→Rr	·	·	·	·	·	·
	LD (BC),A	00 000 010					D	S		1	7	Ar→(BC)M	·	·	·	·	·	·
	LD (DE),A	00 010 010					D	S		1	7	Ar→(DE)M	·	·	·	·	·	·
	LD (mn),A	00 110 010 / < n > / < m >		D				S		3	13	Ar→(mn)M	·	·	·	·	·	·
	LD g,g'	01 g g'				S/D				1	4	gr'→gr	·	·	·	·	·	·
	LD g,(HL)	01 g 110				D	S			1	6	(HL)M→gr	·	·	·	·	·	·
	LD g,m	00 g 110 / < m >	S			D				2	6	m→gr	·	·	·	·	·	·
	LD g,(IX+d)	11 011 101 / 01 g 110 / < d >			S	D				3	14	(IX+d)M→gr	·	·	·	·	·	·
	LD g,(IY+d)	11 111 101 / 01 g 110 / < d >			S	D				3	14	(IY+d)M→gr	·	·	·	·	·	·
	LD (HL),m	00 110 110 / < m >	S				D			2	9	m→(HL)M	·	·	·	·	·	·
	LD (IX+d),m	11 011 101 / 00 110 110 / < d > / < m >	S		D					4	15	m→(IX+d)M	·	·	·	·	·	·
	LD (IY+d),m	11 111 101 / 00 110 110 / < d > / < m >	S		D					4	15	m→(IY+d)M	·	·	·	·	·	·
	LD (HL),g	01 110 g				S	D			1	7	gr→(HL)M	·	·	·	·	·	·
	LD (IX+d),g	11 011 101 / 01 110 g / < d >			D	S				3	15	gr→(IX+d)M	·	·	·	·	·	·
	LD (IY+d),g	11 111 101 / 01 110 g / < d >			D	S				3	15	gr→(IY+d)M	·	·	·	·	·	·

3

16-Bit Load

Operation name	MNEMONICS	OP-code	Addressing IMMED	EXT	IND	REG	REGI	IMP	REL	Bytes	States	Operation	Flag 7 (S)	6 (Z)	4 (H)	2 (P/V)	1 (N)	0 (C)
Load 16-bit Data	LD ww, mn	00 ww0 001 / < n > / < m >	S			D				3	9	mn→wwR	·	·	·	·	·	·
	LD IX, mn	11 011 101 / 00 100 001 / < n > / < m >	S					D		4	12	mn→IXR	·	·	·	·	·	·
	LD IY, mn	11 111 101 / 00 100 001 / < n > / < m >	S					D		4	12	mn→IYR	·	·	·	·	·	·
	LD SP, HL	11 111 001						S/D		1	4	HLR→SPR	·	·	·	·	·	·
	LD SP, IX	11 011 101 / 11 111 001						S/D		2	7	IXR→SPR	·	·	·	·	·	·
	LD SP, IY	11 111 101 / 11 111 001						S/D		2	7	IYR→SPR	·	·	·	·	·	·
	LD ww, (mn)	11 101 101 / 01 ww1 011 / < n > / < m >		S		D				4	18	(mn+1)M→wwHr / (mn)M→wwLr	·	·	·	·	·	·
	LD HL, (mn)	00 101 010 / < n > / < m >		S		D				3	15	(mn+1)M→Hr / (mn)M→Lr	·	·	·	·	·	·
	LD IX, (mn)	11 011 101 / 00 101 010 / < n > / < m >		S		D				4	18	(mn+1)M→IXHr / (mn)M→IXLr	·	·	·	·	·	·
	LD IY, (mn)	11 111 101 / 00 101 010 / < n > / < m >		S		D				4	18	(mn+1)M→IYHr / (mn)M→IYLr	·	·	·	·	·	·
	LD (mn),ww	11 101 101 / 01 ww0 011 / < n > / < m >		D		S				4	19	wwHr→(mn+1)M / wwLr→(mn)M	·	·	·	·	·	·
	LD (mn),HL	00 100 010 / < n > / < m >		D				S		3	16	Hr→(mn+1)M / Lr→(mn)M	·	·	·	·	·	·
	LD (mn), IX	11 011 101 / 00 100 010 / < n > / < m >		D				S		4	19	IXHr→(mn+1)M / IXLr→(mn)M	·	·	·	·	·	·
	LD (mn), IY	11 111 101 / 00 100 010 / < n > / < m >		D				S		4	19	IYHr→(mn+1)M / IYLr→(mn)M	·	·	·	·	·	·

Block Transfer

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag 7 / S	6 / Z	4 / H	2 / P/V	1 / N	0 / C
			IMMED	EXT	IND	REG	REGI	IMP	REL									
Block Transfer Search Data	CPD	11 101 101 10 101 001					S	S		2	12	$Ar - (HL)_M$ $BC_R - 1 \rightarrow BC_R$ $HL_R - 1 \rightarrow HL_R$	② ↕	↕	↕	① ↕	S	·
	CPDR	11 101 101 10 111 001					S	S		2	14 12	$BC_R \neq 0$ $Ar \neq (HL)_M$ $BC_R = 0$ or $Ar = (HL)_M$ Q $\begin{bmatrix} Ar - (HL)_M \\ BC_R - 1 \rightarrow BC_R \\ HL_R - 1 \rightarrow HL_R \end{bmatrix}$ Repeat Q until $Ar = (HL)_M$ or $BC_R = 0$	② ↕	↕	↕	① ↕	S	·
	CPI	11 101 101 10 100 001					S	S		2	12	$Ar - (HL)_M$ $BC_R - 1 \rightarrow BC_R$ $HL_R + 1 \rightarrow HL_R$	② ↕	↕	↕	① ↕	S	·
	CPIR	11 101 101 10 110 001					S	S		2	14 12	$BC_R \neq 0$ $Ar \neq (HL)_M$ $BC_R = 0$ or $Ar = (HL)_M$ Q $\begin{bmatrix} Ar - (HL)_M \\ BC_R - 1 \rightarrow BC_R \\ HL_R + 1 \rightarrow HL_R \end{bmatrix}$ Repeat Q until $Ar = (HL)_M$ or $BC_R = 0$	② ↕	↕	↕	① ↕	S	·
	LDD	11 101 101 10 101 000					S/D			2	12	$(HL)_M \rightarrow (DE)_M$ $BC_R - 1 \rightarrow BC_R$ $DE_R - 1 \rightarrow DE_R$ $HL_R - 1 \rightarrow HL_R$	·	·	R	① ↕	R	·
	LDDR	11 101 101 10 111 000					S/D			2	14 ($BC_R \neq 0$) 12 ($BC_R = 0$)	Q $\begin{bmatrix} (HL)_M \rightarrow (DE)_M \\ BC_R - 1 \rightarrow BC_R \\ DE_R - 1 \rightarrow DE_R \\ HL_R - 1 \rightarrow HL_R \end{bmatrix}$ Repeat Q until $BC_R = 0$	·	·	R	① R	·	·
	LDI	11 101 101 10 100 000					S/D			2	12	$(HL)_M \rightarrow (DE)_M$ $BC_R - 1 \rightarrow BC_R$ $DE_R + 1 \rightarrow DE_R$ $HL_R + 1 \rightarrow HL_R$	·	·	R	① ↕	R	·
	LDIR	11 101 101 10 110 000					S/D			2	14 ($BC_R \neq 0$) 12 ($BC_R = 0$)	Q $\begin{bmatrix} (HL)_M \rightarrow (DE)_M \\ BC_R - 1 \rightarrow BC_R \\ DE_R + 1 \rightarrow DE_R \\ HL_R + 1 \rightarrow HL_R \end{bmatrix}$ Repeat Q until $BC_R = 0$	·	·	R	① R	·	·

① P/V = 0 : $BC_R - 1 = 0$
   P/V = 1 : $BC_R - 1 \neq 0$
② Z = 1 : $Ar = (HL)_M$
   Z = 0 : $Ar \neq (HL)_M$

3

Stack and Exchange

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzLr→(SP−2)M; zzHr→(SP−1)M; SPR−2→SPR	.	.	.	.	.	.
	PUSH IX	11 011 101 / 11 100 101						S/D		2	14	IXLr→(SP−2)M; IXHr→(SP−1)M; SPR−2→SPR	.	.	.	.	.	.
	PUSH IY	11 111 101 / 11 100 101						S/D		2	14	IYLr→(SP−2)M; IYHr→(SP−1)M; SPR−2→SPR	.	.	.	.	.	.
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1)M→zzHr; (SP)M→zzLr; SPR+2→SPR	.	.	.	.	.	.
	POP IX	11 011 101 / 11 100 001						S/D		2	12	(SP+1)M→IXHr; (SP)M→IXLr; SPR+2→SPR	.	.	.	.	.	.
	POP IY	11 111 101 / 11 100 001						S/D		2	12	(SP+1)M→IYHr; (SP)M→IYLr; SPR+2→SPR	.	.	.	.	.	.
Exchange	EX AF,AF'	00 001 000						S/D		1	4	AFR↔AFR'	.	.	.	.	.	.
	EX DE,HL	11 101 011						S/D		1	3	DER↔HLR	.	.	.	.	.	.
	EXX	11 011 001						S/D		1	3	BCR↔BCR'; DER↔DER'; HLR↔HLR'	.	.	.	.	.	.
	EX (SP),HL	11 100 011						S/D		1	16	Hr↔(SP+1)M; Lr↔(SP)M	.	.	.	.	.	.
	EX (SP),IX	11 011 101 / 11 100 011						S/D		2	19	IXHr↔(SP+1)M; IXLr↔(SP)M	.	.	.	.	.	.
	EX (SP),IY	11 111 101 / 11 100 011						S/D		2	19	IYHr↔(SP+1)M; IYLr↔(SP)M	.	.	.	.	.	.

Program Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Call	CALL mn	11 001 101 < n > < m >	D							3	16	PCHr→(SP − 1)M PCLr→(SP − 2)M mn→PCR SPR − 2→SPR	·	·	·	·	·	·
	CALL f, mn	11 f 100 < n > < m >	D							3	6(f : false) 16(f : true)	continue:f is false CALL mn:f is true	·	·	·	·	·	·
Jump	DJNZ j	00 010 000 < j-2 >							D	2 2	9 (Br≠0) 7 (Br=0)	Br − 1→Br continue:Br= 0 PCR + j→PCR:Br≠0	·	·	·	·	·	·
	JP f, mn	11 f 010 < n > < m >	D							3 3	6 (f :false) 9 (f : true)	mn→PCR:f is true continue:f is false	·	·	·	·	·	·
	JP mn	11 000 011 < n > < m >	D							3	9	mn→PCR	·	·	·	·	·	·
	JP (HL)	11 101 001				D				1	3	HLR→PCR	·	·	·	·	·	·
	JP (IX)	11 011 101 11 101 001				D				2	6	IXR→PCR	·	·	·	·	·	·
	JP (IY)	11 111 101 11 101 001				D				2	6	IYR→PCR	·	·	·	·	·	·
	JR j	00 011 000 < j-2 >							D	2	8	PCR + j→PCR	·	·	·	·	·	·
	JR C,j	00 111 000 < j-2 >							D	2 2	6 8	continue: C= 0 PCR + j→PCR: C= 1	·	·	·	·	·	·
	JR NC,j	00 110 000 < j-2 >							D	2 2	6 8	continue: C= 1 PCR + j→PCR: C= 0	·	·	·	·	·	·
	JR Z,j	00 101 000 < j-2 >							D	2 2	6 8	continue: Z= 0 PCR + j→PCR: Z= 1	·	·	·	·	·	·
	JR NZ,j	00 100 000 < j-2 >							D	2 2	6 8	continue: Z= 1 PCR + j→PCR: Z= 0	·	·	·	·	·	·
Return	RET	11 001 001						D		1	9	(SP)M→PCLr (SP + 1)M→PCHr SPR + 2→SPR	·	·	·	·	·	·
	RET f	11 f 000						D		1 1	5(f :false) 10(f :true)	continue:f is false RET: f is true	·	·	·	·	·	·
	RETI	11 101 101 01 001 101						D		2	12	(SP)M→PCLr (SP + 1)M→PCHr SPR + 2→SPR	·	·	·	·	·	·
	RETN	11 101 101 01 000 101						D		2	12	(SP)M→PCLr (SP + 1)M→PCHr SPR + 2→SPR IEF2→IEF1	·	·	·	·	·	·

3

HD64180R/Z

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Restart	RST v	11 v 111						D		1	11	PCHr→(SP−1)$_M$ PCLr→(SP−2)$_M$ 0→PCHr v→PCLr SP$_R$−2→SP$_R$	·	·	·	·	·	·

I/O Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0
													S	Z	H	P/V	N	C
INPUT	IN A,(m)	11 011 011 < m >						D	S	2	9	(Am)r→Ar m→A$_0$~A$_7$ Ar→A$_8$~A$_{15}$	·	·	·	·	·	·
	IN g,(C)	11 101 101 01 g 000				D			S	2	9	(BC)r→gr g=110. Only the flags will change. Cr→A$_0$~A$_7$ Br→A$_8$~A$_{15}$	↕	↕	R	P	R	·
	IN0 g,(m)	11 101 101 00 g 000 < m >				D			S	3	12	(00m)r→gr g=110. Only the flags will change. m→A$_0$~A$_7$ 00→A$_8$~A$_{15}$	↕	↕	R	P	R	·
	IND	11 101 101 10 101 010					D		S	2	12	(BC)r→(HL)$_M$ HL$_R$−1→HL$_R$ Br−1→Br Cr→A$_0$~A$_7$ Br→A$_8$~A$_{15}$	X ③	↕	X	X	↕ ④	X
	INDR	11 101 101 10 111 010					D		S	2	14(Br≠0) 12(Br=0)	⌈ (BC)r→(HL)$_M$ Q ⊢ HL$_R$−1→HL$_R$ ⌊ Br−1→Br Repeat Q until Br=0 Cr→A$_0$~A$_7$ Br→A$_8$~A$_{15}$	X	S	X	X	↕ ④	X
	IN	11 101 101 10 100 010					D		S	2	12	(BC)r→(HL)$_M$ HL$_R$+1→HL$_R$ Br−1→Br Cr→A$_0$~A$_7$ Br→A$_8$~A$_{15}$	X ③	↕	X	X	↕ ④	X
	INR	11 101 101 10 110 010					D		S	2	14(Br≠0) 12(Br=0)	⌈ (BC)r→(HL)$_M$ Q ⊢ HL$_R$+1→HL$_R$ ⌊ Br−1→Br Repeat Q until Br=0 Cr→A$_0$~A$_7$ Br→A$_8$~A$_{15}$	X	S	X	X	↕ ④	X

(to be continued)

③ Z=1 : Br−1=0
　Z=0 : Br−1≠0

④ N=1 : MSB of Data=1
　N=0 : MSB of Data=0

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO				7 S	6 Z	4 H	2 P/V	1 N	0 C
OUTPUT	OUT (m),A	11 010 011 < m >						S	D	2	10	Ar→(Am) m→A₀~A₇ Ar→A₈~A₁₅	·	·	·	·	·	·
	OUT (C),g	11 101 101 01 g 001				S			D	2	10	gr→(BC) Cr→A₀~A₇ Br→A₈~A₁₅	·	·	·	·	·	·
	OUT0 (m),g	11 101 101 00 g 001 < m >				S			D	3	13	gr→(00m) m→A₀~A₇ 00→A₈~A₁₅	③			④		
	OTDM	11 101 101 10 001 011					S		D	2	14	(HL)ₘ→(00C) HLᵣ−1→HLᵣ Cr−1→Cr Br−1→Br Cr→A₀~A₇ 00→A₈~A₁₅	↕	↕	↕	P	↕	↕
	OTDMR	11 101 101 10 011 011					S		D	2	16(Br≠0) 14(Br=0)	Q {(HL)ₘ→(00C) HLᵣ−1→HLᵣ Cr−1→Cr Br−1→Br} Repeat Q until Br=0 Cr→A₀~A₇ 00→A₈~A₁₅	R	S	R	S	↕	R
	OTDR	11 101 101 10 111 011					S		D	2	14(Br≠0) 12(Br=0)	Q {(HL)ₘ→(BC) HLᵣ−1→HLᵣ Br−1→Br} Repeat Q until Br=0 Cr→A₀~A₇ Br→A₈~A₁₅	X	S	X	X	↕	X
	OUTI	11 101 101 10 100 011					S		D	2	12	(HL)ₘ→(BC) HLᵣ+1→HLᵣ Br−1→Br Cr→A₀~A₇ Br→A₈~A₁₅	X	↕	X	X	↕	X
	OTIR	11 101 101 10 110 011					S		D	2	14(Br≠0) 12(Br=0)	Q {(HL)ₘ→(BC) HLᵣ+1→HLᵣ Br−1→Br} Repeat Q until Br=0 Cr→A₀~A₇ Br→A₈~A₁₅	X	S	X	X	↕	X
	TSTIO m	11 101 101 01 110 100 < m >	S						S	3	12	(00C)·m Cr→A₀~A₇ 00→A₈~A₁₅	↕	↕	S	P	R	R

(to be continued)

3

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0
													S	Z	H	P/V	N	C
OUTPUT	OTIM	11 101 101 10 000 011					S		D	2	14	(HL)₍₎→(00C)ₕ HLₐ+1→HLₐ Cr+1→Cr Br-1→Br Cr→A₀~A₇ 00→A₈~A₁₅	③ ↕	↕	↕	P	↕	④ ↕
	OTIMR	11 101 101 10 010 011					S		D	2	16(Br≠0) 14(Br=0)	Ω[(HL)₍₎→(00C)ₕ HLₐ+1→HLₐ Cr+1→Cr Br-1→Br] Repeat Ω until Br=0 Cr→A₀~A₇ 00→A₈~A₁₅	R	S	R	S	↕	④ R
	OUTD	11 101 101 10 101 011					S		D	2	12	(HL)₍₎→(BC)ₕ HLₐ-1→HLₐ Br-1→Br Cr→A₀~A₇ Br→A₈~A₁₅	③ X	↕	X	X	↕	④ X

③ Z=1 : Br-1=0
　 Z=0 : Br-1≠0
④ N=1 : MSB of Data=1
　 N=0 : MSB of Data=0

Special Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Special Function	DAA	00 100 111						S/D		1	4	Decimal Adjust Accumulator	↕	↕	↕	P	·	↕
Carry Control	CCF	00 111 111								1	3	c̄=c	·	·	R	·	R	↕
	SCF	00 110 111								1	3	1→c	·	·	R	·	R	S
CPU Control	DI	11 110 011								1	3	0→IEF₁, 0→IEF₂ ⑤	·	·	·	·	·	·
	EI	11 111 011								1	3	1→IEF₁, 1→IEF₂ ⑤	·	·	·	·	·	·
	HALT	01 110 110								1	3	CPU halted	·	·	·	·	·	·
	IM 0	11 101 101 01 000 110								2	6	Interrupt mode 0	·	·	·	·	·	·
	IM 1	11 101 101 01 010 110								2	6	Interrupt mode 1	·	·	·	·	·	·
	IM 2	11 101 101 01 011 110								2	6	Interrupt mode 2	·	·	·	·	·	·
	NOP	00 000 000								1	3	No operation	·	·	·	·	·	·
	SLP	11 101 101 01 110 110								2	8	Sleep	·	·	·	·	·	·

⑤　Interrupts are not sampled at the end of DI or EI.

20 INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (If $BC_R \neq 0$)
	2	4	12 (If $BC_R = 0$)
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (If $BC_R \neq 0$)
	2	4	12 (If $BC_R = 0$)
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

3

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTDR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)

MNEMONICS	Bytes	Machine Cycles	States
OTIM	2	6	14
OTIMR	2	8	16 (If Br≠0)
	2	6	14 (If Br=0)
OTIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(If condition is false)
	1	4	10
			(If condition is true)
RETI	2	4	12
RETN	2	4	12

3

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7

3

MNEMONICS	Bytes	Machine Cycles	States
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

21 OP-CODE MAP

Table 18 1st op-code map

Instruction format : $\underline{XX}$

		ww (LO=ALL)				g (LO=0~7)								LO=0~7								LO=8~F								
HI\LO		BC	DE	HL	SP	B	C	D	E	H	L	(HL)	A	BC	DE	HL	AF	B	C	D	E	H	L	(HL)	A					
		0000	0001	0010	0011	0000	0001	0010	0011	0100	0101	0110	0111					1000	1001	1010	1011									
		0	1	2	3	0	1	2	3	4	5	6	7	C	D	E	F	8	9	A	B	C	D	E	F					

(Full opcode matrix — 1st op-code map; cells include NOP, LD ww,mn, LD (ww),A, INC ww, INC g, DEC g, LD g,m, RLCA/RRCA, EX AF,AF'/EX DE,HL, ADD HL,ww, LD A,(ww), DJNZ/JR NZ/JR NC, DAA/CPL/SCF/CCF, JR/JR Z/JR C, LD HL,(mn)/LD (mn),HL, LD g,s, HALT, ADD A s/ADC A s/SUB s/SBC A s/AND s/XOR s/OR s/CP s, RET f, POP zz, JP f,mn, JP mn, CALL f,mn, PUSH zz, ADD A m/SUB m/AND m/OR m, RST v, EXX/JP (HL)/LD SP,HL, IN A,(m)/OUT (m),A/DI/EI, CALL mn, ADC A,m/SBC A,m/XOR m/CP m)

NOTE1) (HL) replaces g.

2) (HL) replaces s.

3) If DDH is supplemented as 1st op-code map for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IX and (HL) with (IX+d).

ex. 22H: LD (mn), HL
DDH 22H: LD (mn), IX

If FDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IY and (HL) with (IY+d).

ex. 34H: INC (HL)
FDH 34H: INC (IY+d)

However, JP (HL) and EX DE, HL are exception and note the followings.

If DDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.

If FDH is supplemented as 1st op-code for JP (HL), (IY) replaces (HL) as operand and JP (IY) is executed.

Even if DDH or FDH is supplemented as 1st op-code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction.

3

Table 19 2nd op-code map
Instruction format : CB XX

HI →	0 (0000)	1 (0001)	2 (0010)	3 (0011)	4–7 (0100–0111)	8–B (1000–1011)	C–F (1100–1111)
LO					**b (LO=0~7)**		
0 (0000) B	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
1 (0001) C	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
2 (0010) D	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
3 (0011) E	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
4 (0100) H	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
5 (0101) L	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
6 (0110) (HL)	NOTE1)	NOTE1)	NOTE1)		NOTE1)	NOTE1)	NOTE1)
7 (0111) A	RLC g	RL g	SLA g		BIT b,g	RES b,g	SET b,g
					b (LO=8~F)		
8 (1000) B	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
9 (1001) C	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
A (1010) D	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
B (1011) E	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
C (1100) H	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
D (1101) L	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g
E (1110) (HL)	NOTE1)	NOTE1)	NOTE1)	NOTE1)	NOTE1)	NOTE1)	NOTE1)
F (1111) A	RRC g	RR g	SRA g	SRL g	BIT b,g	RES b,g	SET b,g

(HI = ALL) g

NOTE1) If DDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IX+d).
If FDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IY+d).

Table 20 2nd op-code map
Instruction format : ED XX

Register legends:
- ww (LO=ALL): BC (00), DE (01), HL (10), SP (11)
- g (LO=0~7): B, C, D, E, H, L, (HL), A
- g (LO=8~F): B, C, D, E, H, L, A

HI\LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	IN0 B,(m)	OUT0 (m),B			TST B				IN0 C,(m)	OUT0 (m),C			TST C			
1	IN0 D,(m)	OUT0 (m),D			TST D				IN0 E,(m)	OUT0 (m),E			TST E			
2	IN0 H,(m)	OUT0 (m),H			TST H				IN0 L,(m)	OUT0 (m),L			TST L			
3					TST (HL)				IN0 A,(m)	OUT0 (m),A			TST A			
4	IN B,(C)	OUT (C),B	SBC HL,BC	LD (mn),BC	NEG	RETN	IM 0	LD I,A	IN C,(C)	OUT (C),C	ADC HL,BC	LD BC,(mn)	MLT BC	RETI		LD R,A
5	IN D,(C)	OUT (C),D	SBC HL,DE	LD (mn),DE			IM 1	LD A,I	IN E,(C)	OUT (C),E	ADC HL,DE	LD DE,(mn)	MLT DE		IM 2	LD A,R
6	IN H,(C)	OUT (C),H	SBC HL,HL	LD (mn),HL	TST m			RRD	IN L,(C)	OUT (C),L	ADC HL,HL	LD HL,(mn)	MLT HL			RLD
7			SBC HL,SP	LD (mn),SP	TSTIO m		SLP		IN A,(C)	OUT (C),A	ADC HL,SP	LD SP,(mn)	MLT SP			
8				OTIM								OTIMR				
9				OTDM								OTDMR				
A	LDI	CPI	INI	OUTI					LDD	CPD	IND	OUTD				
B	LDIR	CPIR	INIR	OTIR					LDDR	CPDR	INDR	OTDR				
C																
D																
E																
F																

3

22 BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

* (ADDRESS) : invalid
Z (DATA) : high impedance.

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
ADD HL,ww	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂ ~MC₆	TiTiTiTi	•	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃ ~MC₆	TiTiTiTi	•	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃ ~MC₆	TiTiTiTi	•	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SBC A, (IY+d) AND (IX+d)	MC_3	$T_1T_2T_3$	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d) XOR (IY+d)	MC_4 ~MC_5	TiTi	•	Z	1	1	1	1	1	1	1
CP (IX+d) CP (IY+d)	MC_6	$T_1T_2T_3$	IX+d IY+d	DATA	0	1	0	1	1	1	1
BIT b,g	MC_1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC_1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC_3	$T_1T_2T_3$	HL	DATA	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC_1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC_3	$T_1T_2T_3$	1st operand Address	d	0	1	0	1	1	1	1
	MC_4	$T_1T_2T_3$	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC_5	$T_1T_2T_3$	IX+d IY+d	DATA	0	1	0	1	1	1	1
CALL mn	MC_1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1T_2T_3$	1st operand Address	n	0	1	0	1	1	1	1
	MC_3	$T_1T_2T_3$	2nd operand Address	m	0	1	0	1	1	1	1
	MC_4	Ti	•	Z	1	1	1	1	1	1	1
	MC_5	$T_1T_2T_3$	SP−1	PCH	1	0	0	1	1	1	1
	MC_6	$T_1T_2T_3$	SP−2	PCL	1	0	0	1	1	1	1
CALL f,mn (If condition is false)	MC_1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC_2	$T_1T_2T_3$	1st operand Address	n	0	1	0	1	1	1	1

(to be continued)

3

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	HALT	ST
CALL f,mn (If condition is true)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC₅	T₁T₂T₃	SP−1	PCH	1	0	0	1	1	1	1
	MC₆	T₁T₂T₃	SP−2	PCL	1	0	0	1	1	1	1
CCF	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₄ ~MC₆	TiTiTi	•	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC_R≠0 and Ar≠(HL)_M)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₄ ~MC₄	TiTiTiTiTi	•	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC_R=0 or Ar=(HL)_M)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₄ ~MC₆	TiTiTi	•	Z	1	1	1	1	1	1	1
CPL	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
DI	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
DJNZ j (If Br≠0)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti *1	•	Z	1	1	1	1	1	1	1
	MC₃	T₁T₂T₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC₄ ~MC₅	TiTi	•	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti *1	•	Z	1	1	1	1	1	1	1
	MC₃	T₁T₂T₃	1st operand Address	j-2	0	1	0	1	1	1	1
EI	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
EX (SP), HL	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	SP	DATA	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	SP+1	DATA	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC₅	T₁T₂T₃	SP+1	H	1	0	0	1	1	1	1
	MC₆	T₁T₂T₃	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	SP	DATA	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	SP+1	DATA	0	1	0	1	1	1	1
	MC₅	Ti	•	Z	1	1	1	1	1	1	1

*1 DMA, REFRESH, or BUS RELEASE cannot be executed after this state. (Request is ignored)

(to be continued)

3

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
EX (SP), IX EX (SP), IY	MC₆	T₁T₂T₃	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC₇	T₁T₂T₃	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code Address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d) DEC (IX+d) DEC (IY+d)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	0
	MC₃	T₁T₂T₃	1st operand Address	d	0	1	0	1	1	1	1
	MC₄ ~MC₅	TiTi	•	Z	1	1	1	1	1	1	1
	MC₆	T₁T₂T₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC₇	Ti	•	Z	1	1	1	1	1	1	1
	MC₈	T₁T₂T₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww DEC ww	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
INC IX INC IY DEC IX DEC IY	MC₁	T₁T₂T₃	1st op-code Address	1st op-dode	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
IN A,(m)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	m to A₀~A₇ A to A₈~A₁₅	DATA	0	1	1	0	1	1	1
IN g,(C)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	BC	DATA	0	1	1	0	1	1	1
INO g,(m)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	m to A₀~A₇ 00H to A₈~A₁₅	DATA	0	1	1	0	1	1	1
INI IND	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	BC	DATA	0	1	1	0	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	1	0	0	1	1	1	1
INIR INDR (If Br≠0)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	BC	DATA	0	1	1	0	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	1	0	0	1	1	1	1
	MC₅~MC₆	TiTi	·	Z	1	1	1	1	1	1	1
INIR INDR (If Br=0)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	BC	DATA	0	1	1	0	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	1	0	0	1	1	1	1

(to be continued)

3

HD64180R/Z

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	HALT	ST
JP mn	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC3	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (If f is false)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (If f is true)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC3	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JR j	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC3 ~MC4	TiTi	•	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is false)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (If condition is true)	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC3 ~MC4	TiTi	•	Z	1	1	1	1	1	1	1
LD g,g'	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
LD g,m	MC1	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T₁T₂T₃	1st operand Address	m	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD g, (HL)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	HL	DATA	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC4 ~MC5	TiTi	•	Z	1	1	1	1	1	1	1
	MC6	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
LD (HL),g	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
	MC3	T1T2T3	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC4 ~MC6	TiTiTi	•	Z	1	1	1	1	1	1	1
	MC7	T1T2T3	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC3	T1T2T3	HL	DATA	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0

3

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC₂	T₁T₂T₃	BC DE	DATA	0	1	0	1	1	1	1
LD A,(mn)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	mn	DATA	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	Ti	•	Z	1	1	1	1	1	1	1
	MC₃	T₁T₂T₃	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC₅	T₁T₂T₃	mn	A	1	0	0	1	1	1	1

LD A,I
LD A,R
LD I,A
LD R,A
	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	1st operand Address	n	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD HL, (mn)	MC3	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC4	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC5	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
LD ww,(mn)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC6	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
LD IX,(mn) LD IY,(mn)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC4	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	T1T2T3	mn	DATA	0	1	0	1	1	1	1
	MC6	T1T2T3	mn+1	DATA	0	1	0	1	1	1	1
LD (mn),HL	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC3	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC4	Ti	•	Z	1	1	1	1	1	1	1
	MC5	T1T2T3	mn	L	1	0	0	1	1	1	1
	MC5	T1T2T3	mn+1	H	1	0	0	1	1	1	1

(to be continued)

3

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD (mn),ww	MC1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	$T_1T_2T_3$	1st operand Address	n	0	1	0	1	1	1	1
	MC4	$T_1T_2T_3$	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	Ti	•	Z	1	1	1	1	1	1	1
	MC6	$T_1T_2T_3$	mn	wwL	1	0	0	1	1	1	1.
	MC7	$T_1T_2T_3$	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	$T_1T_2T_3$	1st operand Address	n	0	1	0	1	1	1	1
	MC4	$T_1T_2T_3$	2nd operand Address	m	0	1	0	1	1	1	1
	MC5	Ti	•	Z	1	1	1	1	1	1	1
	MC6	$T_1T_2T_3$	mn	IXL IYL	1	0	0	1	1	1	1
	MC7	$T_1T_2T_3$	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	Ti	•	Z	1	1	1	1	1	1	1
LDI LDD	MC1	$T_1T_2T_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	$T_1T_2T_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	$T_1T_2T_3$	HL	DATA	0	1	0	1	1	1	1
	MC4	$T_1T_2T_3$	DE	DATA	1	0	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
LDIR LDDR (If $BC_R \neq 0$)	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	HL	DATA	0	1	0	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	DE	DATA	1	0	0	1	1	1	1
	MC$_5$~MC$_6$	TiTi	•	Z	1	1	1	1	1	1	1
LDIR LDDR (If $BC_R = 0$)	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	HL	DATA	0	1	0	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	DE	DATA	1	0	0	1	1	1	1
MLT ww	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$~MC$_{13}$	TiTiTiTi TiTiTiTi TiTiTi	•	Z	1	1	1	1	1	1	1
NEG	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	1st operand Address	m	0	1	0	1	1	1	1
	MC$_3$	Ti	•	Z	1	1	1	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	m to A$_0$~A$_7$ A to A$_8$~A$_{15}$	A	1	0	1	0	1	1	1

(to be continued)

3

◎ HITACHI

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
OUT (C),g	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	T₁T₂T₃	BC	g	1	0	1	0	1	1	1
OUT0 (m),g	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC₅	T₁T₂T₃	m to A₀~A₇ OOH to A₄~A₁₅	g	1	0	1	0	1	1	1
OTIM OTDM	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₅	T₁T₂T₃	C to A₀~A₇ OOH to A₄~A₁₅	DATA	1	0	1	0	1	1	1
	MC₆	Ti	•	Z	1	1	1	1	1	1	1
OTIMR OTDMR (If Br≠0)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1
	MC₄	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₅	T₁T₂T₃	C to A₀~A₇ OOH to A₄~A₁₅	DATA	1	0	1	0	1	1	1
	MC₆ ~MC₃	TiTiTi	•	Z	1	1	1	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
OTIMR OTDMR (If Br=0)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	Ti	•	Z	1	1	1	1	1	1	1
	MC4	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC5	T1T2T3	C to A0~A7 OOH to A8~A15	DATA	1	0	1	0	1	1	1
	MC6	Ti	•	Z	1	1	1	1	1	1	1
OUTI OUTD	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	BC	DATA	1	0	1	0	1	1	1
OTIR OTDR (If Br≠0)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	BC	DATA	1	0	1	0	1	1	1
	MC5~MC6	TiTi	•	Z	1	1	1	1	1	1	1
OTIR OTDR (If Br=0)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	BC	DATA	1	0	1	0	1	1	1
POP zz	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC3	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0

3

HITACHI

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
POP IX POP IY	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	• 1	1
	MC3	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
PUSH zz	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2 ~MC3	TiTi	•	Z	1	1	1	1	1	1	1
	MC4	T1T2T3	SP−1	zzH	1	0	0	1	1	1	1
	MC5	T1T2T3	SP−2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC3 ~MC4	TiTi	•	Z	1	1	1	1	1	1	1
	MC5	T1T2T3	SP−1	IXH IYH	1	0	0	1	1	1	1
	MC6	T1T2T3	SP−2	IXL IYL	1	0	0	1	1	1	1
RET	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC3	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
RET f (If condition is false)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2 ~MC3	TiTi	•	Z	1	1	1	1	1	1	1
RET f (If condition is true)	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
	MC3	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC4	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
RETI RETN	MC1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC2	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD̄	W̄R̄	M̄Ē	ĪŌĒ	L̄ĪR̄	H̄ĀL̄T̄	ST
RETI RETN	MC₃	T₁T₂T₃	SP	DATA	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	SP+1	DATA	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	•	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1
	MC₄	Ti	•	Z	1	1	1	1	1	1	1
	MC₅	T₁T₂T₃	HL	DATA	1	0	0	1	1	1	1
RLC (IX+d) RLC (IY+d) RL (IX+d) RL (IY+d) RRC (IX+d) RRC (IY+d) RR (IX+d) RR (IY+d) SLA (IX+d) SLA (IY+d) SRA (IX+d) SRA (IY+d) SRL (IX+d) SRL (IY+d)	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	1st operand Address	d	0	1	0	1	1	1	1
	MC₄	T₁T₂T₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC₅	T₁T₂T₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC₆	Ti	•	Z	1	1	1	1	1	1	1
	MC₇	T₁T₂T₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
RLD RRD	MC₁	T₁T₂T₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC₂	T₁T₂T₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	T₁T₂T₃	HL	DATA	0	1	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
RLD RRD	MC$_4$ ~MC$_7$	TiTiTiTi	•	Z	1	1	1	1	1	1	1
	MC$_8$	T$_1$T$_2$T$_3$	HL	DATA	1	0	0	1	1	1	1
RST v	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$ ~MC$_3$	TiTi	•	Z	1	1	1	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	SP−1	PCH	1	0	0	1	1	1	1
	MC$_5$	T$_1$T$_2$T$_3$	SP−2	PCL	1	0	0	1	1	1	1
SCF	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	Ti	•	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	HL	DATA	0	1	0	1	1	1	1
	MC$_4$	Ti	•	Z	1	1	1	1	1	1	1
	MC$_5$	T$_1$T$_2$T$_3$	HL	DATA	1	0	0	1	1	1	1
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	1st operand Address	d	0	1	0	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC$_5$	T$_1$T$_2$T$_3$	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC$_6$	Ti	•	Z	1	1	1	1	1	1	1
	MC$_7$	T$_1$T$_2$T$_3$	IX+d IY+d	DATA	1	0	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SLP	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	——	———	7FFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	1st operand Address	m	0	1	0	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	C to A$_0$~A$_7$ 00H to A$_8$~A$_{15}$	DATA	0	1	1	0	1	1	1
TST g	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	Ti	•	Z	1	1	1	1	1	1	1
TST m	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	T$_1$T$_2$T$_3$	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)	MC$_1$	T$_1$T$_2$T$_3$	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC$_2$	T$_1$T$_2$T$_3$	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC$_3$	Ti	•	Z	1	1	1	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	HL	DATA	0	1	0	1	1	1	1

INTERRUPT

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
$\overline{NMI}$	MC$_1$	T$_1$T$_2$T$_3$	Next op-code Address (PC)		0	1	0	1	0	1	0
	MC$_2$ ~MC$_3$	TiTi	•	Z	1	1	1	1	1	1	1
	MC$_4$	T$_1$T$_2$T$_3$	SP−1	PCH	1	0	0	1	1	1	1
	MC$_5$	T$_1$T$_2$T$_3$	SP−2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (RST INSERTED)	MC$_1$	T$_1$T$_2$T$_w$ T$_w$T$_3$	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC$_2$ ~MC$_3$	TiTi	•	Z	1	1	1	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
$\overline{INT_0}$ MODE 0 (RST INSERTED)	MC4	$T_1T_2T_3$	SP$-$1	PCH	1	0	0	1	1	1	1
	MC5	$T_1T_2T_3$	SP$-$2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (CALL INSERTED)	MC1	$T_1T_2T_W$ T_WT_3	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC2	$T_1T_2T_3$	PC	n	0	1	0	1	1	1	1
	MC3	$T_1T_2T_3$	PC$+$1	m	0	1	0	1	1	1	1
	MC4	Ti	•	Z	1	1	1	1	1	1	1
	MC5	$T_1T_2T_3$	SP$-$1	PC$+$2(H)	1	0	0	1	1	1	1
	MC6	$T_1T_2T_3$	SP$-$2	PC$+$2(L)	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 1	MC1	$T_1T_2T_W$ T_WT_3	Next op-code Address (PC)		1	1	1	0	0	1	0
	MC2	$T_1T_2T_3$	SP$-$1	PCH	1	0	0	1	1	1	1
	MC3	$T_1T_2T_3$	SP$-$2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 2	MC1	$T_1T_2T_W$ T_WT_3	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
	MC3	$T_1T_2T_3$	SP$-$1	PCH	1	0	0	1	1	1	1
	MC4	$T_1T_2T_3$	SP$-$2	PCL	1	0	0	1	1	1	1
	MC5	$T_1T_2T_3$	I, Vector	DATA	0	1	0	1	1	1	1
	MC6	$T_1T_2T_3$	I, Vector$+$1	DATA	0	1	0	1	1	1	1
$\overline{INT_1}$ $\overline{INT_2}$ Internal Interrupts	MC1	$T_1T_2T_W$ T_WT_3	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC2	Ti	•	Z	1	1	1	1	1	1	1
	MC3	$T_1T_2T_3$	SP$-$1	PCH	1	0	0	1	1	1	1
	MC4	$T_1T_2T_3$	SP$-$2	PCL	1	0	0	1	1	1	1
	MC5	$T_1T_2T_3$	I, Vector	DATA	0	1	0	1	1	1	1
	MC6	$T_1T_2T_3$	I, Vector$+$1	DATA	0	1	0	1	1	1	1

23 REQUEST ACCEPTANCES IN EACH OPERATING MODE

Request \ Current Status	Normal Operation (CPU mode) (IOSTOP mode)	WAIT State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	BUS RELEASE mode	SLEEP mode	SYSTEM STOP mode
WAIT	Acceptable	Acceptable	Not acceptable	Acceptable	Acceptable	Not acceptable	Not acceptable	Not acceptable
Refresh Request (Request of Refresh by the on-chip Refresh Controller)	Refresh cycle begins at the end of MC.	Not acceptable	Not acceptable	Refresh cycle begins at the end of MC.	Refresh cycle begins at the end of MC.	Not acceptable	Not acceptable	Not acceptable
$\overline{DREQ}_0$ $\overline{DREQ}_1$	DMA cycle begins at the end of MC.	DMA cycle begins at the end of MC.	Acceptable * Refresh cycle precedes. DMA cycle begins at the end of one MC.	Acceptable DMA cycle begins at the end of MC.	Acceptable Refer to "2.9 DMA Controller" for details.	Acceptable • After BUS RELEASE cycle, DMA cycle begins at the end of one MC.	Not acceptable	Not acceptable
$\overline{BUSREQ}$	Bus is released at the end of MC.	Not acceptable	Not acceptable	Bus is released at the end of MC.	Bus is released at the end of MC.	Continue BUS RELEASE mode.	Acceptable	Acceptable
Interrupt — $\overline{INT}_0$, $\overline{INT}_1$, $\overline{INT}_2$	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not acceptable	Not acceptable	Not acceptable	Not acceptable	Acceptable Return from SLEEP mode to normal operation.	Acceptable Return from SYSTEM STOP mode to normal operation.
Interrupt — Internal I/O Interrupt	↑	↑	↑	↑	↑	↑	↑	Not acceptable
Interrupt — $\overline{NMI}$	↑	↑	↑	Not acceptable Interrupt acknowledge cycle precedes. NMI is accepted after executing the next instruction.	Acceptable DMA cycle stops.	↑	↑	Acceptable Return from SYSTEM STOP mode to normal operation.

NOTE) * : not acceptable when DMA Request is in level sense.
↑ : same as the above
MC : Machine Cycle

3

24 REQUEST PRIORITY

The HD64180 has the following three types of requests.

Type 1.
To be accepted in specified state . . . . WAIT

Type 2.
To be accepted in each machine cycle . . . . . . Refresh Req.
DMA Req.
Bus Req.

Type 3.
To be accepted in each instruction . . . . Interrupt Req.

Type 1, Type 2, and Type 3 requests priority is shown as follows.
highest priority Type 1 > Type 2 > Type 3 lowest priority

Each request priority in Type 2 is shown as follows.
highest priority Bus Req. > Refresh Req. > DMA Req. lowest priority

(NOTE) If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted but Refresh Req. is cleared.

Refer to "2.7 Interrupts" for each request priority in Type 3.

25 OPERATION MODE TRANSITION

NOTE) *1 NORMAL: CPU executes instructions normally in NORMAL mode.
*2 DMA request: DMA is requested in the following cases.
(1) DREQ₀, DREQ₁ = 0 (memory ←→ (memory mapped) I/O DMA transfer)
(2) DE0 = 1 (memory ←→ memory DMA transfer)
*3 DMA end: DMA ends in the following cases.
(1) DREQ₀, DREQ₁ = 1 (memory ←→ (memory mapped) I/O DMA transfer)
(2) BCR0, BCR1 = 0000H (all DMA transfers)
(3) NMI = 0 (all DMA transfers)

Other operation mode transitions

The following operation mode transitions are also possible.
1. HALT ⇄ {DMA, REFRESH, BUS RELEASE}
   IOSTOP ⇄ {DMA, REFRESH, BUS RELEASE}
2. SLEEP → BUS RELEASE
   SYSTEM STOP ⇄ BUS RELEASE

26 STATUS SIGNALS

The following table shows pin outputs in each operating mode.

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	ST	Address BUS	Data BUS
CPU operation	Op-code Fetch (1st op-code)	0	0	1	0	1	1	1	1	0	A	IN
	Op-code Fetch (except 1st op-code)	0	0	1	0	1	1	1	1	1	A	IN
	Memory Read	1	0	1	0	1	1	1	1	1	A	IN
	Memory Write	1	0	1	1	0	1	1	1	1	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	1	A	IN
	I/O Write	1	1	0	1	0	1	1	1	1	A	OUT
	Internal Operation	1	1	1	1	1	1	1	1	1	A	IN
Refresh		1	0	1	1	1	0	1	1	•	A	IN
Interrupt Acknowledge Cycle (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	IN
	$\overline{\text{INT}_0}$	0	1	0	1	1	1	1	1	0	A	IN
	$\overline{\text{INT}_1}$, $\overline{\text{INT}_2}$ & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	IN
BUS RELEASE		1	Z	Z	Z	Z	1	1	0	•	Z	IN
HALT		0	0	1	0	1	1	0	1	0	A	IN
SLEEP		1	1	1	1	1	1	0	1	1	1	IN
Internal DMA	Memory Read	1	0	1	0	1	1	1	1	0	A	IN
	Memory Write	1	0	1	1	0	1	1	1	0	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	0	A	IN
	I/O Write	1	1	0	1	0	1	1	1	0	A	OUT
RESET		1	1	1	1	1	1	1	1	1	Z	IN

NOTE) 1 : HIGH
     0 : LOW
     A : Programmable
     Z : High Impedance
     IN : Input
     OUT : Output
     • : Invalid

3

HD64180R/Z

27 PIN STATUS DURING RESET AND LOW POWER OPERATION MODES

Pin No.	Symbol	Pin function	Pin status in each operation mode			
			RESET	SLEEP	IOSTOP	SYSTEM STOP
4	$\overline{WAIT}$	—	IN (N)	IN (N)	IN (A)	IN (N)
5	$\overline{BUSACK}$	—	1	OUT	OUT	OUT
6	$\overline{BUSREQ}$	—	IN (N)	IN (A)	IN (A)	IN (A)
7	$\overline{RESET}$	—	0	IN (A)	IN (A)	IN (A)
8	$\overline{NMI}$	—	IN (N)	IN (A)	IN (A)	IN (A)
9	$\overline{INT_0}$	—	IN (N)	IN (A)	IN (A)	IN (A)
10	$\overline{INT_1}$	—	IN (N)	IN (A)	IN (A)	IN (A)
11	$\overline{INT_2}$	—	IN (N)	IN (A)	IN (A)	IN (A)
12	ST	—	1	1	OUT	1
13~30	$A_0 \sim A_{17}$	—	Z	1	A	1
31	$A_{18}/TOUT$	A_{18}	Z	1	A	1
		TOUT	Z	OUT	H	H
34~41	$D_0 \sim D_7$	—	Z	Z	A	Z
42	$\overline{RTS_0}$	—	1	H	OUT	H
43	$\overline{CTS_0}$	—	IN (N)	IN (A)	IN (N)	IN (N)
44	$\overline{DCD_0}$	—	IN (N)	IN (A)	IN (N)	IN (N)
45	TXA_0	—	1	OUT	H	H
46	RXA_0	—	IN (N)	IN (A)	IN (N)	IN (N)
47	$CKA_0/\overline{DREQ_0}$	CKA_0 (internal clock mode)	Z	OUT	Z	Z
		CKA_0 (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		$\overline{DREQ_0}$	Z	IN (N)	IN (A)	IN (N)
48	TXA_1	—	1	OUT	H	H
49	RXA_1	—	IN (N)	IN (A)	IN (N)	IN (N)
50	$CKA_1/\overline{TEND_0}$	CKA_1 (internal clock mode)	Z	OUT	Z	Z
		CKA_1 (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		$\overline{TEND_0}$	Z	1	OUT	1
51	TXS	—	1	OUT	H	H
52	$RXS/\overline{CTS_1}$	RXS	IN (N)	IN (A)	IN (N)	IN (N)
		$\overline{CTS_1}$	IN (N)	IN (A)	IN (N)	IN (N)
53	CKS	CKS (internal clock mode)	Z	OUT	1	1
		CKS (external clock mode)	Z	IN (A)	Z	Z
54	$\overline{DREQ_1}$	—	IN (N)	IN (N)	IN (A)	IN (N)
55	$\overline{TEND_1}$	—	1	1	OUT	1
56	$\overline{HALT}$	—	1	0	OUT	0
57	$\overline{REF}$	—	1	1	OUT	1
58	$\overline{IOE}$	—	1	1	OUT	1
59	$\overline{ME}$	—	1	1	OUT	1
60	E	—	0	E clock output	←	←
61	$\overline{LIR}$	—	1	1	OUT	1
62	$\overline{WR}$	—	1	1	OUT	1
63	$\overline{RD}$	—	1	1	OUT	1
64	ϕ	—	ϕ clock output	←	←	←

1: HIGH   0: LOW   A: Programmable   Z: High Impedance
IN (A): Input (Active)   IN (N): Input (Not active)   OUT: Output
H: Holds the previous state
←: same as the left

28 INTERNAL I/O REGISTERS

By programming IOA7 and IOA6 in the I/O control register, in-
ternal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

REGISTER	MNEMONICS	ADDRESS	REMARKS
ASCI Control Register A Channel 0 : CNTLA0		0 0	
ASCI Control Register A Channel 1 : CNTLA1		0 1	
ASCI Control Register B Channel 0 : CNTLB0		0 2	

CNTLA0 (Address 0 0)

bit	MPE	RE	TE	RTS0	MPBR/EFR	MOD2	MOD1	MOD0
during RESET	0	0	0	1	invalid	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- MODE Selection
- Multi Processor Bit Receive/Error Flag Reset
- Request To Send
- Transmit Enable
- Receive Enable
- Multi Processor Enable

CNTLA1 (Address 0 1)

bit	MPE	RE	TE	CKA1D	MPBR/EFR	MOD2	MOD1	MOD0
during RESET	0	0	0	1	invalid	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- MODE Selection
- Multi Processor Bit Receive/Error Flag Reset
- CKA1 Disable
- Transmit Enable
- Receive Enable
- Multi Processor Enable

MOD2, 1, 0
```
0 0 0   Start + 7 bit Data + 1 Stop
0 0 1   Start + 7 bit Data + 2 Stop
0 1 0   Start + 7 bit Data + Parity + 1 Stop
0 1 1   Start + 7 bit Data + Parity + 2 Stop
1 0 0   Start + 8 bit Data + 1 Stop
1 0 1   Start + 8 bit Data + 2 Stop
1 1 0   Start + 8 bit Data + Parity + 1 Stop
1 1 1   Start + 8 bit Data + Parity + 2 Stop
```

CNTLB0 (Address 0 2)

bit	MPBT	MP	CTS/PS	PEO	DR	SS2	SS1	SS0
during RESET	invalid	0	•	0	0	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- Clock Source and Speed Select
- Divide Ratio
- Parity Even or Odd
- Clear To Send/Prescale
- Multi Processor
- Multi Processor Bit Transmit

• $\overline{CTS}$: Depending on the condition of $\overline{CTS}$ Pin.
  PS : Cleared to 0.

3

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS
ASCI Control Register B Channel 1 : CNTLB1		0 3	(see bit table below)

CNTLB1 (0 3)

bit	MPBT	MP	CTS̄/PS	PEO	DR	SS2	SS1	SS0
during RESET	invalid	0	0	0	0	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- Clock Source and Speed Select
- Divide Ratio
- Parity Even or Odd
- Clear To Send/Prescale
- Multi Processor
- Multi Processor Bit Transmit

General divide ratio	PS=0 (divide ratio=10)		PS=1 (divide ratio=30)	
SS2,1,0	DR=0 (×16)	DR=1 (×64)	DR=0 (×16)	DR=1 (×64)
0 0 0	φ÷ 160	φ÷ 640	φ÷ 480	φ÷ 1920
0 0 1	÷ 320	÷ 1280	÷ 960	÷ 3840
0 1 0	÷ 640	÷ 2560	÷ 1920	÷ 7680
0 1 1	÷ 1280	÷ 5120	÷ 3840	÷ 15360
1 0 0	÷ 2560	÷ 10240	÷ 7680	÷ 30720
1 0 1	÷ 5120	÷ 20480	÷ 15360	÷ 61440
1 1 0	÷ 10240	÷ 40960	÷ 30720	÷ 122880
1 1 1	External clock (frequency < φ ÷ 40)			

ASCI Status Register Channel 0 : STAT0 (0 4)

bit	RDRF	OVRN	PE	FE	RIE	DCD̄O	TDRE	TIE
during RESET	0	0	0	0	0	•	••	0
R/W	R	R	R	R	R/W	R	R	R/W

- Transmit Interrupt Enable
- Transmit Data Register Empty
- Data Carrier Detect
- Receive Interrupt Enable
- Framing Error
- Parity Error
- Over Run Error
- Receive Data Register Full

• DCD̄o : Depending on the condition of DCD̄o Pin.

••

	CTS̄o Pin	TDRE
	L	1
	H	0

ASCI Status Register Channel 1 : STAT1 (0 5)

bit	RDRF	OVRN	PE	FE	RIE	CTS1E	TDRE	TIE
during RESET	0	0	0	0	0	0	1	0
R/W	R	R	R	R	R/W	R/W	R	R/W

- Transmit Interrupt Enable
- Transmit Data Register Empty
- CTS̄1 Enable
- Receive Interrupt Enable
- Framing Error
- Parity Error
- Over Run Error
- Receive Data Register Full

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS
ASCI Transmit Data Register Channel 0	: TDR0	0 6	
ASCI Transmit Data Register Channel 1	: TDR1	0 7	
ASCI Receive Data Register Channel 0	: TSR0	0 8	
ASCI Receive Data Register Channel 1	: TSR1	0 9	
CSI/O Control Register	: CNTR	0 A	

bit	EF	EIE	RE	TE	—	SS2	SS1	SS0
during RESET	0	0	0	0	1	1	1	1
R/W	R	R/W	R/W	R/W		R/W	R/W	R/W

— Speed Select
— Transmit Enable
— Receive Enable
— End Interrupt Enable
— End Flag

SS2,1,0	Baud Rate	SS2,1,0	Baud Rate
0 0 0	$\phi \div$ 20	1 0 0	$\phi \div$ 320
0 0 1	$\div$ 40	1 0 1	$\div$ 640
0 1 0	$\div$ 80	1 1 0	$\div$ 1280
0 1 1	$\div$ 160	1 1 1	External (frequency $< \div$ 20)

REGISTER	MNEMONICS	ADDRESS	REMARKS
CSI/O Transmit/Receive Data Register	: TRDR	0 B	
Timer Data Register Channel 0L	: TMDR0L	0 C	
Timer Data Register Channel 0H	: TMDR0H	0 D	
Timer Reload Register Channel 0L	: RLDR0L	0 E	
Timer Reload Register Channel 0H	: RLDR0H	0 F	
Timer Control Register	: TCR	1 0	

bit	TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0
during RESET	0	0	0	0	0	0	0	0
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W

— Timer Down Count Enable 1,0
— Timer Output Control 1,0
— Timer Interrupt Enable 1,0
— Timer Interrupt Flag 1,0

TOC1,0	A_{18}/TOUT
0 0	Inhibited
0 1	Toggle
1 0	0
1 1	1

3

REGISTER	MNEMONICS	ADDRESS	REMARKS
Timer Data Register Channel 1L	: TMDR1L	1 4	
Timer Data Register Channel 1H	: TMDR1H	1 5	
Timer Reload Register Channel 1L	: RLDR1L	1 6	
Timer Reload Register Channel 1H	: RLDR1H	1 7	
Free Running Counter	: FRC	1 8	read only
DMA Source Address Register Channel OL	: SAROL	2 0	
DMA Source Address Register Channel OH	: SAROH	2 1	
DMA Source Address Register Channel OB	: SAROB	2 2	Bits 0-2 are used for SAROB.
DMA Destination Address Register Channel OL	: DAROL	2 3	
DMA Destination Address Register Channel OH	: DAROH	2 4	
DMA Destination Address Register Channel OB	: DAROB	2 5	Bits 0-2 are used for DAROB.
DMA Byte Count Register Channel OL	: BCROL	2 6	
DMA Byte Count Register Channel OH	: BCROH	2 7	
DMA Memory Address Register Channel 1L	: MAR1L	2 8	
DMA Memory Address Register Channel 1H	: MAR1H	2 9	
DMA Memory Address Register Channel 1B	: MAR1B	2 A	Bits 0-2 are used for MAR1B.
DMA I/O Address Register Channel 1L	: IAR1L	2 B	
DMA I/O Address Register Channel 1H	: IAR1H	2 C	

For SAROB:

A_{18}, A_{17}, A_{16}			DMA Transfer Request
X	0	0	$DREQ_0$ (external)
X	0	1	RDRO (ASCIO)
X	1	0	RDR1 (ASCI1)
X	1	1	Not Used

For DAROB:

A_{18}, A_{17}, A_{16}			DMA Transfer Request
X	0	0	$DREQ_0$ (external)
X	0	1	TDRO (ASCIO)
X	1	0	TDR1 (ASCI1)
X	1	1	Not Used

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS
DMA Byte Count Register Channel 1L	: BCR1L	2 E	
DMA Byte Count Register Channel 1H	: BCR1H	2 F	
DMA Status Register	: DSTAT	3 0	(see DSTAT bit table)
DMA Mode Register	: DMODE	3 1	(see DMODE bit table)

DSTAT

bit	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME
during RESET	0	0	1	1	0	0	1	0
R/W	R/W	R/W	W	W	R/W	R/W		R

- DME — DMA Master Enable
- DIE1,0 — DMA Interrupt Enable 1,0
- DWE1,0 — DMA Enable Bit Write Enable 1,0
- DE1,0 — DMA Enable ch 1,0

DMODE

bit	—	—	DM1	DM0	SM1	SM0	MMOD	—
during RESET	1	1	0	0	0	0	0	1
R/W			R/W	R/W	R/W	R/W	R/W	

- MMOD — Memory MODE Select
- SM1,0 — Ch 0 Source Mode 1,0
- DM1,0 — Ch 0 Destination Mode 1, 0

DM1, 0	Destination	Address
0 0	M	DAR0+1
0 1	M	DAR0−1
1 0	M	DAR0 fixed
1 1	I/O	DAR0 fixed

SM1, 0	Source	Address
0 0	M	SAR0+1
0 1	M	SAR0−1
1 0	M	SAR0 fixed
1 1	I/O	SAR0 fixed

MMOD	Mode
0	Cycle Steal Mode
1	Burst Mode

3

REGISTER	MNEMONICS	ADDRESS	REMARKS

DMA/WAIT Control Register : DCNTL ADDRESS 3 2

bit	MWI1	MWI0	IWI1	IWI0	DMS1	DMS0	DIM1	DIM0
during RESET	1	1	1	1	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

- DMA Ch 1 I/O Memory Mode Select
- $\overline{DREQ}$i Select, i = 1,0
- I/O Wait Insertion
- Memory Wait Insertion

MWI1,0	The number of wait states	IWI1,0	The number of wait states
0 0	0	0 0	0
0 1	1	0 1	2
1 0	2	1 0	3
1 1	3	1 1	4

DMSi	Sense
1	Edge sense
0	Level sense

DIM1,0	Transfer Mode	Address Increment/Decrement	
0 0	M→I/O	MAR1+1	IAR1 fixed
0 1	M→I/O	MAR1−1	IAR1 fixed
1 0	I/O→M	IAR1 fixed	MAR1+1
1 1	I/O→M	IAR1 fixed	MAR1−1

Interrupt Vector Low Register : IL ADDRESS 3 3

bit	IL7	IL6	IL5	–	–	–	–	–
during RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W					

- Interrupt Vector Low

INT/TRAP Control Register : ITC ADDRESS 3 4

bit	TRAP	UFO	–	–	–	ITE2	ITE1	ITE0
during RESET	0	0	1	1	1	0	0	1
R/W	R/W	R				R/W	R/W	R/W

- $\overline{INT}$ Enable 2,1,0
- Undefined Fetch Object
- TRAP

Refresh Control Register : RCR ADDRESS 3 6

bit	REFE	REFW	–	–	–	–	CYC1	CYC0
during RESET	1	1	1	1	1	1	0	0
R/W	R/W	R/W					R/W	R/W

- Cycle Select
- Refresh Wait State
- Refresh Enable

CYC1,0	Interval of Refresh Cycle
0 0	10 States
0 1	20
1 0	40
1 1	80

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS								
MMU Common Base Register : CBR		3 8	bit	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0
			during RESET	0	0	0	0	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							└ MMU Common Base Register				
MMU Bank Base Register : BBR		3 9	bit	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0
			during RESET	0	0	0	0	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
								└ MMU Bank Base Register			
MMU Common/Bank Area Register : CBAR		3 A	bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0
			during RESET	1	1	1	1	0	0	0	0
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
						└ MMU Common Area Register			└ MMU Bank Area Register		
I/O Control Register : ICR		3 F	bit	IOA7	IOA6	IOSTP	—	—	—	—	—
			during RESET	0	0	0	1	1	1	1	1
			R/W	R/W	R/W	R/W					
					└ I/O Address	└ I/O Stop					

3