查询CP82C55A供应商

## intersil

# 捷多邦, 专业PCB打样工厂, 24小时加急出货 **82C55A**

## CMOS Programmable Peripheral Interface

### Jun<mark>e 19</mark>98

### Features

- Pin Compatible with NMOS 8255A
- 24 Programmable I/O Pins
- Fully TTL Compatible
- High Speed, No "Wait State" Operation with 5MHz and 8MHz 80C86 and 80C88
- Direct Bit Set/Reset Capability
- Enhanced Control Word Read Capability
- L7 Process
- 2.5mA Drive Capability on All I/O Ports
- Low Standby Power (ICCSB) .....10μA

### Ordering Information

PART NU	MBERS	- 62	TEMPERATURE	PKG.
5MHz	8MHz	PACKAGE	RANGE	NO.
CP82C55A-5	CP82C55A	40 Ld PDIP	0°C to 70°C	E40.6
IP82C55A-5	IP82C55A		-40°C to 85°C	E40.6
CS82C55A-5	CS82C55A	44 Ld PLCC	0 <sup>0</sup> C to 70 <sup>0</sup> C	N44.65
IS82C55A-5	IS82C55A	44 LU F LOO	-40°C to 85°C	N44.65
CD82C55A-5	CD82C55A	401.4	0 <sup>0</sup> C to 70 <sup>0</sup> C	F40.6
ID82C55A-5	ID82C55A	40 Ld CERDIP	-40 <sup>0</sup> C to 85 <sup>0</sup> C	F40.6
MD82C55A-5/B	MD82C55A/B	OLIVEI	-55°C to 125°C	F40.6
8406601QA	8406602QA	SMD#		F40.6
MR82C55A-5/B	MR82C55A/B	44 Pad CLCC	-55°C to 125°C	J44.A
8406601XA	8406602XA	SMD#	150.	J44.A

### Description

The Intersil 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. The high performance and industry standard configuration of the 82C55A make it compatible with the 80C86, 80C88 and other microprocessors.

Static CMOS circuit design insures low operating power. TTL compatibility over the full military temperature range and bus hold circuitry eliminate the need for pull-up resistors. The Intersil advanced SAJI process results in performance equal to or greater than existing functionally equivalent products at a fraction of the power.

#### **Pinouts** 82C55A (DIP) 82C55A (CLCC) 82C55A (PLCC) TOP VIEW TOP VIEW TOP VIEW CS RD PA0 PA1 PA2 PA3 PA3 PA3 PA3 VR PA1 PA1 PA2 PA2 PA3 PA4 PA5 PA5 PA5 PA5 PA3 1 40 PA4 39 PA5 PA2 2 6 5 4 3 2 38 PA6 39 NC 38 RE 37 D0 36 D1 35 D2 34 D3 PA1 3 GND NC CS C 37 PA7 PA0 4 39 RESET NC 8 9 RESET 36 WR GND 38 D0 RD 5 8 **A1** A1 🗖 35 RESET 37 D1 CS 6 9 10 A0 A0 10 36 D2 GND 7 34 D0 PC7 11 35 D3 PC7 11 33 D1 A1 8 PC6 12 NC 12 34 🗖 NC 33 D4 32 D5 31 D6 30 D7 29 NC A0 9 32 D2 13 PC5 33 🗖 D4 PC6 13 31 D3 PC7 10 PC4 14 PC5 14 32 D5 30 D4 PC6 11 PC0 15 PC4 15 31 D6 PC5 29 D5 12 30 D7 PC1 16 PC0 16 28 D6 PC4 PC2 17 РС1 🗖 17 29 🗖 Vcc 27 D7 PC0 14 18 1920 21 22 23 24 25 26 27 28 <u>, 18 19 20 21 22 23 24 25 26 27 28</u> 26 V<sub>CC</sub> PC1 15 25 PB7 PC2 16 PC3 17 24 PB6 PB0 18 23 PB5 R81 19 22 PB4 PB2 20 21 PB3


CALITION: These devices are consitive to electrostatic discharge; follow proper IC Handling Procedure

\_\_\_\_\_

### Pin Description

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
V <sub>CC</sub>	26		$V_{CC}$ : The +5V power supply pin. A 0.1 $\mu F$ capacitor between pins 26 and 7 is recommended for decoupling.
GND	7		GROUND
D0-D7	27-34	I/O	DATA BUS: The Data Bus lines are bidirectional three-state pins connected to the system data bus.
RESET	35	I	RESET: A high on this input clears the control register and all ports (A, B, C) are set to the input mode with the "Bus Hold" circuitry turned on.
CS	6	I	CHIP SELECT: Chip select is an active low input used to enable the 82C55A onto the Data Bus for CPU communications.
RD	5	I	READ: Read is an active low input control signal used by the CPU to read status information or data via the data bus.
WR	36	I	WRITE: Write is an active low input control signal used by the CPU to load control words and data into the 82C55A.
A0-A1	8, 9	I	ADDRESS: These input signals, in conjunction with the $\overline{RD}$ and $\overline{WR}$ inputs, control the selection of one of the three ports or the control word register. A0 and A1 are normally connected to the least significant bits of the Address Bus A0, A1.
PA0-PA7	1-4, 37-40	I/O	PORT A: 8-bit input and output port. Both bus hold high and bus hold low circuitry are present on this port.
PB0-PB7	18-25	I/O	PORT B: 8-bit input and output port. Bus hold high circuitry is present on this port.
PC0-PC7	10-17	I/O	PORT C: 8-bit input and output port. Bus hold circuitry is present on this port.

### Functional Diagram



### **Functional Description**

### **Data Bus Buffer**

This three-state bi-directional 8-bit buffer is used to interface the 82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

### **Read/Write and Control Logic**

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

**(CS)** Chip Select. A "low" on this input pin enables the communcation between the 82C55A and the CPU.


**(RD)** Read. A "low" on this input pin enables 82C55A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 82C55A.

**(WR)** Write. A "low" on this input pin enables the CPU to write data or control words into the 82C55A.

**(A0 and A1)** Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word register. They are normally connected to the least significant bits of the address bus (A0 and A1).

#### 82C55A BASIC OPERATION

A1	A0	RD	WR	cs	INPUT OPERATION (READ)			
0	0	0	1	0	Port A $\rightarrow$ Data Bus			
0	1	0	1	0	Port B $\rightarrow$ Data Bus			
1	0	0	1	0	Port C $\rightarrow$ Data Bus			
1	1	0	1	0	Control Word $\rightarrow$ Data Bus			
	OUTPUT OPERATION (WRITE)							
0	0	1	0	0	Data Bus $\rightarrow$ Port A			
0	1	1	0	0	Data Bus $\rightarrow$ Port B			
1	0	1	0	0	Data Bus $\rightarrow$ Port C			
1	1	1	0	0	Data Bus $\rightarrow$ Control			
	DISABLE FUNCTION							
х	х	х	х	1	Data Bus $\rightarrow$ Three-State			
х	х	1	1	0	Data Bus $\rightarrow$ Three-State			



#### FIGURE 1. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER, READ/WRITE, GROUP A & B CONTROL LOGIC FUNCTIONS

**(RESET)** Reset. A "high" on this input initializes the control register to 9Bh and all ports (A, B, C) are set to the input mode. "Bus hold" devices internal to the 82C55A will hold the I/O port inputs to a logic "1" state with a maximum hold current of  $400\mu$ A.

### **Group A and Group B Controls**

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 82C55A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 82C55A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A - Port A and Port C upper (C7 - C4)

Control Group B - Port B and Port C lower (C3 - C0)

The control word register can be both written and read as shown in the "Basic Operation" table. Figure 4 shows the control word format for both Read and Write operations. When the control word is read, bit D7 will always be a logic "1", as this implies control word mode information.

### Ports A, B, and C

The 82C55A contains three 8-bit ports (A, B, and C). All can be configured to a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 82C55A.

**Port A** One 8-bit data output latch/buffer and one 8-bit data input latch. Both "pull-up" and "pull-down" bus-hold devices are present on Port A. See Figure 2A.

**Port B** One 8-bit data input/output latch/buffer and one 8-bit data input buffer. See Figure 2B.

**Port C** One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal output and status signal inputs in conjunction with ports A and B. See Figure 2B.




FIGURE 2A. PORT A BUS-HOLD CONFIGURATION




FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION

#### FIGURE 2. BUS-HOLD CONFIGURATION

### **Operational Description**


#### **Mode Selection**

There are three basic modes of operation than can be selected by the system software:

- Mode 0 Basic Input/Output
- Mode 1 Strobed Input/Output
- Mode 2 Bi-directional Bus

When the reset input goes "high", all ports will be set to the input mode with all 24 port lines held at a logic "one" level by internal bus hold devices. After the reset is removed, the 82C55A can remain in the input mode with no additional initialization required. This eliminates the need to pullup or pull-down resistors in all-CMOS designs. The control word

register will contain 9Bh. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single 82C55A to service a variety of peripheral devices with a simple software maintenance routine. Any port programmed as an output port is initialized to all zeros when the control word is written.



**FIGURE 4. MODE DEFINITION FORMAT** 

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance: Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

The mode definitions and possible mode combinations may seem confusing at first, but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 82C55A has taken into account things such as efficient PC board layout, control signal definition vs. PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

#### Single Bit Set/Reset Feature (Figure 5)

Any of the eight bits of Port C can be Set or Reset using a single Output instruction. This feature reduces software requirements in control-based applications.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were output ports.




FIGURE 5. BIT SET/RESET FORMAT

#### **Interrupt Control Functions**

When the 82C55A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the programmer to enable or disable a CPU interrupt by a specific I/O device without affecting any other device in the interrupt structure.

#### **INTE Flip-Flop Definition**

(BIT-SET)-INTE is SET - Interrupt Enable

(BIT-RESET)-INTE is Reset - Interrupt Disable

NOTE: All Mask flip-flops are automatically reset during mode selection and device Reset.

### **Operating Modes**

**Mode 0** (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No handshaking is required, data is simply written to or read from a specific port.


Mode 0 Basic Functional Definitions:


- · Two 8-bit ports and two 4-bit ports
- Any Port can be input or output
- Outputs are latched
- Input are not latched
- 16 different Input/Output configurations possible


### MODE 0 PORT DEFINITION

4	4	E	3	GROUP A GF		GRO	UP B	
D4	D3	D1	D0	PORT A	PORTC (Upper)	#	PORT B	PORTC (Lower)
0	0	0	0	Output	Output	0	Output	Output
0	0	0	1	Output	Output	1	Output	Input
0	0	1	0	Output	Output	2	Input	Output
0	0	1	1	Output	Output	3	Input	Input
0	1	0	0	Output	Input	4	Output	Output
0	1	0	1	Output	Input	5	Output	Input
0	1	1	0	Output	Input	6	Input	Output
0	1	1	1	Output	Input	7	Input	Input
1	0	0	0	Input	Output	8	Output	Output
1	0	0	1	Input	Output	9	Output	Input
1	0	1	0	Input	Output	10	Input	Output
1	0	1	1	Input	Output	11	Input	Input
1	1	0	0	Input	Input	12	Output	Output
1	1	0	1	Input	Input	13	Output	Input
1	1	1	0	Input	Input	14	Input	Output
1	1	1	1	Input	Input	15	Input	Input









**Mode 1** - (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "hand shaking" signals. In mode 1, port A and port B use the lines on port C to generate or accept these "hand shaking" signals.

Mode 1 Basic Function Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit port and one 4-bit control/data port
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit port.

### **Input Control Signal Definition**


(Figures 6 and 7)


### STB (Strobe Input)

A "low" on this input loads data into the input latch.

### IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch: in essence, and acknowledgment. IBF is set by  $\overline{\text{STB}}$  input being low and is reset by the rising edge of the  $\overline{\text{RD}}$  input.





#### **INTR (Interrupt Request)**

A "high" on this output can be used to interrupt the CPU when and input device is requesting service. INTR is set by the condition:  $\overline{STB}$  is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of  $\overline{RD}$ . This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

#### INTE A

Controlled by bit set/reset of PC4.

#### INTE B

Controlled by bit set/reset of PC2.

#### **Output Control Signal Definition**

(Figure 8 and 9)

 $\overline{\text{OBF}}$  - Output Buffer Full F/F). The  $\overline{\text{OBF}}$  output will go "low" to indicate that the CPU has written data out to be specified port. This does not mean valid data is sent out of the part at this time since  $\overline{\text{OBF}}$  can go true before data is available. Data is guaranteed valid at the rising edge of  $\overline{\text{OBF}}$ , (See Note 1). The  $\overline{\text{OBF}}$  F/F will be set by the rising edge of the  $\overline{\text{WR}}$  input and reset by  $\overline{\text{ACK}}$  input being low.

**ACK** - Acknowledge Input). A "low" on this input informs the 82C55A that the data from Port A or Port B is ready to be accepted. In essence, a response from the peripheral device indicating that it is ready to accept data, (See Note 1).

**INTR** - (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when  $\overline{ACK}$  is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of  $\overline{WR}$ .

### INTE A


Controlled by Bit Set/Reset of PC6.

#### INTE B


Controlled by Bit Set/Reset of PC2.

NOTE:

 To strobe data into the peripheral device, the user must operate the strobe line in a hand shaking mode. The user needs to send OBF to the peripheral device, generates an ACK from the peripheral device and then latch data into the peripheral device on the rising edge of OBF.







Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.

FIGURE 10. COMBINATIONS OF MODE 1

### **Operating Modes**

#### Mode 2 (Strobed Bi-Directional Bus I/O)

The functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Hand shaking" signals are provided to maintain proper bus flow discipline similar to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C)
- · Both inputs and outputs are latched
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A)

#### **Bi-Directional Bus I/O Control Signal Definition** (Figures 11, 12, 13, 14)

**INTR** - (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

### **Output Operations**

 $\overline{\text{OBF}}$  - (Output Buffer Full). The  $\overline{\text{OBF}}$  output will go "low" to indicate that the CPU has written data out to port A.

**ACK** - (Acknowledge). A "low" on this input enables the three-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.


**INTE 1** - (The INTE flip-flop associated with  $\overline{OBF}$ ). Controlled by bit set/reset of PC4.


#### **Input Operations**

**STB** - (Strobe Input). A "low" on this input loads data into the input latch.

**IBF** - (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

**INTE 2** - (The INTE flip-flop associated with IBF). Controlled by bit set/reset of PC4.





	МО	DE 0	MODE 1		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	1		
PA0	In	Out	In	Out	$\leftarrow$			
PA1	In	Out	In	Out	←───→			
PA2	In	Out	In	Out				
PA3	In	Out	In	Out	←			
PA4	In	Out	In	Out				
PA5	In	Out	In	Out	←───→			
PA6	In	Out	In	Out	←───→			
PA7	In	Out	In	Out	$ $ $\longleftrightarrow$			
PB0	In	Out	In	Out		1า		
PB1	In	Out	In	Out				
PB2	In	Out	In	Out				
PB3	In	Out	In	Out		Mode 0		
PB4	In	Out	In	Out		Only		
PB5	In	Out	In	Out		•,		
PB6	In	Out	In	Out				
PB7	In	Out	In	Out		IJ		
PC0	In	Out	INTRB	INTRB	I/O	1		
PC1	In	Out	IBFB	OBFB	I/O			
PC2	In	Out	STBB	ACKB	I/O			
PC3	In	Out	INTRA	INTRA	INTRA			
PC4	In	Out	STBA	I/O	STBA			
PC5	In	Out	IBFA	I/O	IBFA			
PC6	In	Out	I/O	ACKA	ACKA			
PC7	In	Out	I/O	OBFA	OBFA			


### **Special Mode Combination Considerations**

There are several combinations of modes possible. For any combination, some or all of Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a "Set Mode" command.

During a read of Port C, the state of all the Port C lines, except the  $\overline{ACK}$  and  $\overline{STB}$  lines, will be placed on the data bus. In place of the  $\overline{ACK}$  and  $\overline{STB}$  line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 17.

Through a "Write Port C" command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a "Write Port C" command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in Mode 1 group or to change an interrupt enable flag, the "Set/Reset Port C Bit" command must be used.

With a "Set/Reset Port Cea Bit" command, any Port C line programmed as an output (including IBF and  $\overline{OBF}$ ) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including  $\overline{ACK}$  and  $\overline{STB}$ lines, associated with Port C fare not affected by a "Set/Reset Port C Bit" command. Writing to the corresponding Port C bit positions of the  $\overline{ACK}$  and  $\overline{STB}$  lines with the "Set Reset Port C Bit" command will affect the Group A and Group B interrupt enable flags, as illustrated in Figure 17.



#### FIGURE 16. MODE 2 STATUS WORD FORMAT

#### **Current Drive Capability**

Any output on Port A, B or C can sink or source 2.5mA. This feature allows the 82C55A to directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

### Reading Port C Status (Figures 15 and 16)

In Mode 0, Port C transfers data to or from the peripheral device. When the 82C55A is programmed to function in Modes 1 or 2, Port C generates or accepts "hand shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is not special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.


INTERRUPT ENABLE FLAG	POSITION	ALTERNATE PORT C PIN SIGNAL (MODE)
INTE B	PC2	ACKB (Output Mode 1) or STBB (Input Mode 1)
INTE A2	PC4	STBA (Input Mode 1 or Mode 2)
INTE A1	PC6	ACKA (Output Mode 1 or Mode 2)

FIGURE 17. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

### Applications of the 82C55A

The 82C55A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 82C55A to exactly "fit" the application. Figures 18 through 24 present a few examples of typical applications of the 82C55A.









FIGURE 21. DIGITAL TO ANALOG, ANALOG TO DIGITAL








FIGURE 22. BASIC CRT CONTROLLER INTERFACE




FIGURE 23. BASIC FLOPPY DISC INTERFACE

FIGURE 24. MACHINE TOOL CONTROLLER INTERFACE

Absolute Maximum Ratings T <sub>A</sub> = 25°C	Thermal Information
Supply Voltage+8.0V Input, Output or I/O Voltage GND-0.5V to V <sub>CC</sub> +0.5V ESD Classification Class 1	Thermal Resistance (Typical, No CERDIP Package CLCC Package PDIP Package
Operating Conditions	PLCC Package
Voltage Range  +4.5V to 5.5V    Operating Temperature Range  .0°C to 70°C    C82C55A	Maximum Storage Temperature Maximum Junction Temperature CDIP Package PDIP Package Maximum Lead Temperature (So (PLCC Lead Tips Only)

Maximum Storage Temperature Range 65°C to 150°C    Maximum Junction Temperature  175°C    CDIP Package  175°C    PDIP Package  150°C    Maximum Lead Temperature (Soldering 10s)  300°C    (PLCC Lead Tips Only)  100°C	Thermal Resistance (Typical, Note 1)    CERDIP Package    CLCC Package    PDIP Package    PLCC Package	θ <sub>JA</sub> 50 <sup>o</sup> C/W 65 <sup>o</sup> C/W 50 <sup>o</sup> C/W 46 <sup>o</sup> C/W	θ <sub>JC</sub> 10 <sup>o</sup> C/W 14 <sup>o</sup> C/W N/A N/A
	Maximum Junction Temperature CDIP Package PDIP Package Maximum Lead Temperature (Soldering 10		175 <sup>o</sup> C

### **Die Characteristics**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

### **Electrical Specifications**

 $\begin{array}{l} V_{CC}=5.0V \pm 10\%; \ T_{A}=0^{o}C \ to \ +70^{o}C \ (C82C55A); \\ T_{A}=-40^{o}C \ to \ +85^{o}C \ (I82C55A); \\ T_{A}=-55^{o}C \ to \ +125^{o}C \ (M82C55A) \end{array}$ 

		LIMITS			
SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
V <sub>IH</sub>	Logical One Input Voltage	2.0 2.2	-	V	182C55A, C82C55A, M82C55A
V <sub>IL</sub>	Logical Zero Input Voltage	-	0.8	V	
V <sub>OH</sub>	Logical One Output Voltage	3.0 V <sub>CC</sub> -0.4	-	V	I <sub>OH</sub> = -2.5mA, I <sub>OH</sub> = -100μA
V <sub>OL</sub>	Logical Zero Output Voltage	-	0.4	V	I <sub>OL</sub> +2.5mA
lj	Input Leakage Current	-1.0	+1.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND, DIP Pins: 5, 6, 8, 9, 35, 36
IO	I/O Pin Leakage Current	-10	+10	μA	VO = V <sub>CC</sub> or GND DIP Pins: 27 - 34
IBHH	Bus Hold High Current	-50	-400	μA	VO = 3.0V. Ports A, B, C
IBHL	Bus Hold Low Current	50	400	μA	VO = 1.0V. Port A ONLY
IDAR	Darlington Drive Current	-2.5	Note 2, 4	mA	Ports A, B, C. Test Condition 3
ICCSB	Standby Power Supply Current	-	10	μA	$V_{CC} = 5.5V, V_{IN} = V_{CC}$ or GND. Output Open
ICCOP	Operating Power Supply Current	-	1	mA/MHz	$T_A = +25^{\circ}C$ , $V_{CC} = 5.0V$ , Typical (See Note 3)

NOTES:

2. No internal current limiting exists on Port Outputs. A resistor must be added externally to limit the current.

3. ICCOP = 1mA/MHz of Peripheral Read/Write cycle time. (Example: 1.0µs I/O Read/Write cycle time = 1mA).

4. Tested as VOH at -2.5mA.


**Capacitance**  $T_A = 25^{\circ}C$ 

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
CIN	Input Capacitance	10	pF	FREQ = 1MHz, All Measurements are referenced to device GND
CI/O	I/O Capacitance	20	pF	


		$T_A = 0^{\circ}C$ to +70°C (C82C55A) (C82C55A-5)					
		82C	55A-5	820	55A		TEST
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
READ TIMING	3						
(1) tAR	Address Stable Before RD	0	-	0	-	ns	
(2) tRA	Address Stable After RD	0	-	0	-	ns	
(3) tRR	RD Pulse Width	250	-	150	-	ns	
(4) tRD	Data Valid From RD	-	200	-	120	ns	1
(5) tDF	Data Float After RD	10	75	10	75	ns	2
(6) tRV	Time Between RDs and/or WRs	300	-	300	-	ns	
WRITE TIMIN	G		•		•		
(7) tAW	Address Stable Before WR	0	-	0	-	ns	
(8) tWA	Address Stable After WR	20	-	20	-	ns	
(9) tWW	WR Pulse Width	100	-	100	-	ns	
(10) tDW	Data Valid to WR High	100	-	100	-	ns	
(11) tWD	Data Valid After WR High	30	-	30	-	ns	
OTHER TIMIN	IG	•	1				
(12) tWB	$\overline{WR} = 1$ to Output	-	350	-	350	ns	1
(13) tIR	Peripheral Data Before RD	0	-	0	-	ns	
(14) tHR	Peripheral Data After RD	0	-	0	-	ns	
(15) tAK	ACK Pulse Width	200	-	200	-	ns	
(16) tST	STB Pulse Width	100	-	100	-	ns	
(17) tPS	Peripheral Data Before STB High	20	-	20	-	ns	
(18) tPH	Peripheral Data After STB High	50	-	50	-	ns	
(19) tAD	ACK = 0 to Output	-	175	-	175	ns	1
(20) tKD	ACK = 1 to Output Float	20	250	20	250	ns	2
(21) tWOB	$\overline{WR} = 1$ to OBF = 0	-	150	-	150	ns	1
(22) tAOB	ACK = 0 to OBF = 1	-	150	-	150	ns	1
(23) tSIB	STB = 0 to IBF = 1	-	150	-	150	ns	1
(24) tRIB	$\overline{RD} = 1$ to IBF = 0	-	150	-	150	ns	1
(25) tRIT	$\overline{RD} = 0$ to INTR = 0		200	-	200	ns	1
(26) tSIT	STB = 1 to INTR = 1	-	150	- 1	150	ns	1
(27) tAIT	ACK = 1 to INTR = 1	-	150	-	150	ns	1
(28) tWIT	$\overline{WR} = 0$ to INTR = 0	-	200	-	200	ns	1
(29) tRES	Reset Pulse Width	500	-	500	<u> </u>	ns	1, (Note)


NOTE: Period of initial Reset pulse after power-on must be at least 50µsec. Subsequent Reset pulses may be 500ns minimum.











### **Die Characteristics**

### DIE DIMENSIONS:

95 x 100 x 19 ±1mils

### **METALLIZATION:**


Type: Silicon - Aluminum Thickness: 11kÅ ±1kÅ


### Metallization Mask Layout

**GLASSIVATION:** Type: SiO<sub>2</sub> Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY: 0.78 x 10<sup>5</sup> A/cm<sup>2</sup>

82C55A






#### NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 0.045 inch (0.76 1.14mm).

#### **E40.6** (JEDEC MS-011-AC ISSUE B) 40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
С	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
е	0.100	BSC	2.54 BSC		-
e <sub>A</sub>	0.600	BSC	15.24	BSC	6
e <sub>B</sub>	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
Ν	4	0	40		9

Rev. 0 12/93



N44.65 (JEDEC MS-018AC ISSUE A)
44 LEAD DI ACTICI EADED CUID CADDIED DACI


	-				
11 I E A D			CUID	CADDIED	PACKAGE
44 LEAD	FLASHC	LEADED	CHIF	CANNIER	FACKAGE

SYM-	INC	HES	MILLIN		
BOL	MIN	MAX	MIN	MAX	NOTES
А	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.685	0.695	17.40	17.65	-
D1	0.650	0.656	16.51	16.66	3
D2	0.291	0.319	7.40	8.10	4, 5
E	0.685	0.695	17.40	17.65	-
E1	0.650	0.656	16.51	16.66	3
E2	0.291	0.319	7.40	8.10	4, 5
N	4	4	44		6

Rev. 2 11/97

#### NOTES:

- 1. Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
- 2. Dimensions and tolerancing per ANSI Y14.5M-1982.
- 3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1 and E1 include mold mismatch and are measured at the extreme material condition at the body parting line.
- 4. To be measured at seating plane -C- contact point.
- 5. Centerline to be determined where center leads exit plastic body.
- 6. "N" is the number of terminal positions.



#### NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
- Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
- 5. This dimension allows for off-center lid, meniscus, and glass overrun.
- 6. Dimension Q shall be measured from the seating plane to the base plane.
- 7. Measure dimension S1 at all four corners.
- 8. N is the maximum number of terminal positions.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

F40.6 MIL-STD-1835 GDIP1-T40 (D-5, CONFIGURATION A)
40 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

	MIN				
Δ		MAX	MIN MAX		NOTES
A	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
С	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	5
E	0.510	0.620	12.95	15.75	5
е	0.100	BSC	2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	6
S1	0.005	-	0.13	-	7
α	90 <sup>0</sup>	105 <sup>0</sup>	90 <sup>0</sup>	105 <sup>0</sup>	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ссс	-	0.010	-	0.25	-
М	-	0.0015	-	0.038	2, 3
N	4	0	4	8	

Rev. 0 4/94

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

### Sales Office Headquarters

### NORTH AMERICA


Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

#### EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029



#### J44.A MIL-STD-1835 CQCC1-N44 (C-5) 44 PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE

	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.064	0.120	1.63	3.05	6, 7
A1	0.054	0.088	1.37	2.24	-
В	0.033	0.039	0.84	0.99	4
B1	0.022	0.028	0.56	0.71	2, 4
B2	0.072	REF	1.83	REF	-
B3	0.006	0.022	0.15	0.56	-
D	0.640	0.662	16.26	16.81	-
D1	0.500	0.500 BSC		BSC	-
D2	0.250	BSC	6.35	BSC	-
D3	-	0.662	-	16.81	2
E	0.640	0.662	16.26	16.81	-
E1	0.500	BSC	12.70 BSC		-
E2	0.250	0.250 BSC		6.35 BSC	
E3	-	0.662	- 16.81		2
е	0.050 BSC		1.27 BSC		-
e1	0.015	-	0.38	-	2
h	0.040 REF		1.02 REF		5
j	0.020	REF	0.51 REF		5
L	0.045	0.055	1.14	1.40	-
L1	0.045	0.055	1.14	1.40	-
L2	0.075	0.095	1.90	2.41	-
L3	0.003	0.015	0.08	0.38	-
ND	1	1	11		3
NE	1	1	11		3
Ν	4	4	44		3
Rev. 0 5/18/94					

NOTES:

- 1. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals.
- 2. Unless otherwise specified, a minimum clearance of 0.015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.)
- 3. Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E", respectively.
- 4. The required plane 1 terminals and optional plane 2 terminals (if used) shall be electrically connected.
- 5. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
- 6. Chip carriers shall be constructed of a minimum of two ceramic layers.
- 7. Dimension "A" controls the overall package thickness. The maximum "A" dimension is package height before being solder dipped.
- 8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 9. Controlling dimension: INCH.